project **mercury**

HANDBOOK OF INSTRUCTIONS FOR MEC MODEL 75 DATA RECEIVER

Prepared for

National Aeronautics and Space Administration

Contract No. NAS 1-430

30 November 1960 Revised 15 June, 1962

Milgo Electronic Corporation for International Business Machines Corporation

in association with

WESTERN ELECTRIC COMPANY, INC.

LIST OF EFFECTIVE PAGES

TOTAL NUMBER OF PAGES IS 141, AS FOLLOWS:

Page No. Is

Title Page *List of Effective Pages Rev. 6/12/62 Rev. 6/12/62 Original i and ii 11 Aug. 61 iii ${\tt Original}$ iv 1-1 Original 2-1 thru 2-3 Original 3-1 Original Rev. 4/18/62 *3-2 3-3 and 3-4 11 Aug. 61 3-5 and 3-6 Original *3-7 thru 3-10A Rev. 4/18/62 3-11 11 Aug. 61 Original 3-12 3-13 and 3-14 11 Aug. 61 Original 3-15 11 Aug. 61 3-16 3-17 and 3-18Original 4-1 and 4-2 Original Rev. 4/18/62 *4-3 and 4-4 5-1 Original 6-1 Original Rev. 6/12/62 *Parts List *Wire List Rev. 4/18/62 9-1 and 9-2 Original 11 Aug. 61 Rev. 4/18/62 9-3A *9-3B 9-4 thru 9-8 Original Rev. 6/12/62 *9-9A thru 9-9B 9-10 thru 9-14 ${\tt Original}$ Rev. 4/18/62 *9-15 and 9-16 Rev. 4/18/62 *9-17 and 9-18 9-19 thru 9-26 Original 9-27 Original Appendix Title Page Original Page 1 and 2 of 12 Original Page 3 of 12 11 Aug. 61 Page 4 thru 12 of 12 Original Page 1 thru 7 of 7 Original Page 1 thru 8 of 8 Original Page 1 thru 3 of 3 Original Page 1 thru 3 of 3 Original Page 1 and 2 of 2 Original Page 1 and 2 of 2 Original Page 1 and 2 of 2 Original Page 1 thru 3 of 3 Original Page 1 and 2 of 2 Original Page 1 and 2 of 2 Original

*The asterisk indicates pages changed, added or deleted by the current change.

FILECY

ME-906

TABLE OF-CONTENTS

Chapter		Page
I	INTRODUCTION	
	1-1. Purpose of Equipment	1-1
	1-2. Scope of Manual	1-1
	1-3. Purpose of Manual	1-1
II 、	GENERAL DESCRIPTION	
	2-1. General	2-1
	2-2. Physical Description	2-1
	2-3. Inputs	2-1
	2-4. Outputs	2-1
III	THEORY OF OPERATION	
	3-1. General	3-1
	3-2. Data Line Amplifier, MEC Model 71-8A	3-5
	3-3. Control Chassis, MEC Model 75-6A	3-7
* .	3-4. Dual 17 Bit Shift Register, MEC Model 74-6C	3-11
•	3-5. Test Pattern Generator, MEC Model 75-4A	3-13
	3-6. Switchover Chassis, MEC Model 75-5A	3-15
	3-7. Power Control Chassis, MEC Model 72-7B	3-17
IV	OPERATION	
	4-1. General	4-1
	4-2. General Checkout Procedure	4-1
	4-3. Operate	4-3
v	INSTALLATION	5-1
٧ī	MAINTENANCE	6-1
VII	PARTS LIST	7-1
VIII	WIRE LIST	8-1
IX	SCHEMATICS AND DIAGRAMS	9-1
x	APPENDIX	•
	Data Line Amplifier, MEC Model 71-8A	1:-12
	Transistor Power Supply, MEC Model 165-4C	1-7
	Magnetic Cores	1-8
	TN28 Relay Driving Flip-Flop	1-3
	TN42 Relay Driving Counting Flip-Flop	1-3
	TN51 One-Shot (Monostable Multivibrator)	1 & 2
•	TN57 Dual Pulse Amplifier	1 & 2
	TN58 Dual Emitter Follower	1 & 2
	TN130B Core Driver	1-3
	TN138B One-Shot with Emitter Follower Output	1 & 2
	TN150 Schmitt Trigger	1 & 2

LIST OF ILLUSTRATIONS

Figure		Page
1-1.	MEC Model 75 Data Receiver	iv
2-1.	Chassis Arrangement	2-2
3-0.	Operate-Simulate Switch Panel	3-3
3-1.	Control Chassis	3-7
3-2.	Voltage Waveforms	3 - 9
3-3.	Dual 17 Bit Shift Register	3-11
3-4.	Test Pattern Generator	3-13
3 - 5.	Switchover Chassis	3 - 15
3-6.	Power Control Chassis	3-17
4-1.	MEC Model 75 Data Receiver, Rear View	4-2
9-1.	Block Diagram, Model 75 Data Receiver (Sheet 1 of 2)	9-3A
9-1.	Block Diagram, Model 75 Data Receiver (Sheet 2 of 2)	9-3B
9-2.	EOW Alignment	9-5
9-3.	Waveforms	9-7
9-4.	Schematic, Control Chassis	9-9A
9-5.	Wiring Diagram, Control Chassis	9-9B
9-6.	Schematic, Dual 17 Bit Shift Register	9-11
9-7.	Wiring Diagram, Dual 17 Bit Shift Register	9-13
9-8.	Schematic, Test Pattern Generator	9-15
9-9.	Wiring Diagram, Test Pattern Generator	9-17
9-10.	Schematic, Switchover Chassis	9-19
9-11.	Wiring Diagram, Switchover Chassis	9-21
9-12.	Schematic, Power Control Chassis	9-23
9-13.	Wiring Diagram, Power Control Chassis	9-25
9-14.	Schematic, Operate-Simulate Switch Panel	9-27




Figure 1-1. MEC Model 75 Data Receiver

CHAPTER I

INTRODUCTION

1-1. PURPOSE OF EQUIPMENT (Figure 1-1)

- 1-1.1. The MEC Model 75 Data Receiver accepts four channels of data which have been transmitted over telephone voice lines, with time displacement, by MEC Model 74 Data Transmitter. These four channels may have various delays with respect to one another as determined at the transmitting site, with the limitation that the maximum delay does not exceed 16 milliseconds. The data arrives via four separate routes and will encounter additional delays of various amounts depending upon the types of transmission equipment used enroute. Misalignment of the data is done in order to lessen the possibility of external noise affecting all data lines in a like fashion once it leaves the source.
- 1-1.2. Data is also accepted from a MEC Model 1585-IA Tape Recorder. The Receiver aligns the time displaced data and has outputs to MEC Model 76 500 Bit Receiver. These outputs consist of four pair of data lines, four pair of copy lines, and four pair of End-of-Word (EOW) lines, all of which contain identical information. There are also four outputs which provide data that has been filtered and amplified to MEC Model 1585-IA Tape Recorder.

1-2. SCOPE OF MANUAL

This instruction manual describes the MEC (Milgo Electronic Corporation) Model 75 Data Receiver, designed and manufactured by Milgo Electronic Corporation for International Business Machines, Federal Systems Division, Kingston, New York, in conjunction with Project Mercury.

1-3. PURPOSE OF MANUAL

- 1-3.1. This instruction manual is provided as an aid to better understanding the operation and theory behind the MEC Model 75 Data Receiver and its associated equipment. It offers a complete technical explanation coupled with applicable illustrations, with an estimation of the interest and questions of the qualified technician.
- 1-3.2. It is strongly urged that the operator, or any person involved in the operation of this equipment, thoroughly read and fully understand the contents of this manual.

CHAPTER II

GENERAL DESCRIPTION

2-1. GENERAL

The MEC Model 75 Data Receiver accepts four channels of data in serial form, aligns the data and shifts it out in serial form, in addition to internally generated copy pulses, to MEC Model 76 500 Bit Receiver. The Data Receiver contains two Model 165-4C Power Supplies, and should failure occur to the +12 volts or -20 volts of the primary supply, the respective voltage of the standby supply is automatically switched into operation. The Data Receiver also has facilities for testing most of its own circuitry.

2-2. PHYSICAL DESCRIPTION (Figure 2-1)

The Model 75 Data Receiver is housed in a standard rack approximately 74 - 1/8 inches high, 24 inches wide, and 22 inches deep. Its weight is approximately 500 pounds. All chassis are of modular construction and employ 50 pin connectors to effect the connection of each chassis to rack wiring. All Chassis of a particular type are interchangeable, and they are keyed making it impossible for insertion into an incorrect rack position. Rack Chassis are locked in place by a single screw type locking handle.

2-3. INPUTS

The Data Receiver accepts modulated tone bursts of approximately 2 kc, at a 1 kc repetition rate from voice channels on balanced or unbalanced 600 ohm communication lines, equalized for 1 kc data bit rate. Data may also be entered from a MEC Model 1585-1A Tape Recorder which contains pre-recorded data of the same form. Data consists of 0.5 millisecond bursts; EOW, a 4.5 millisecond burst. Input signal requirements are from -30 dbm to +10 dbm. Minimum signal to noise ratio is in the order of 3:1 in the band pass range. Outside this band pass range, attenuation should be at least 20 db per octave. The Data Receiver requires 120 vac single phase at approximately 8 amperes as power inputs.

2-4. OUTPUTS

2-4.1. An output exists from each of the four Data Line Amplifiers which provides modulated tone bursts that have been filtered and amplified for the purpose of recording the data on magnetic tape.

DATA LINE AMP	DATA LINE AMP	DATA LINE AMP 71-8A	DATA LINE AMP					
	CONTROL							
75·6A	75-6A	75-6A	75-6A					
	TCH- /ER	BL	ANK					
	75-5A							
TE	ST 75-4A	POWER CONTROL 72-78						
· 17	AL BIT .R. 74-60	17	AL BIT .R. 74-60					
17	AL BIT .R. 74-60	DUAL 17 B1T S.R. 74-80						
	WER Ply		NER PLY					
	165-4C		165-40					
BL	ANK	BL	ANK					
	BL(OWER						

DATA RECEIVER 75-1A

FIGURE 2-1. CHASSIS ARRANGEMENT

- 2-4.2. In conjunction with each of the four receiver outputs, there is a pair of output circuits used for the output signal providing isolation on each of the lines to the Model 76 500 Bit Receiver. Therefore, there are 8 (4 pair) data outputs, 8 (4 pair) EOW outputs, and 8 (4 pair) copy outputs, for a total of 24 output lines. One output of a pair is designated A, the other is designated B. There are also provisions for signal ground reference.
 - 2-4.3. Outputs levels are as follows:

A Binary ''1" is 0 volts

A Binary "0" is -17 volts ±3 volts

- 2-4.4. From any Control Chassis, a 350 microsecond copy pulse should follow the presence of data on the data lines by less than 10 microseconds. Copy pulse should have the same relationship to EOW.
- 2-4.5. A form of visual checking in the Receiver is possible to the following extent. The data neon indicators will show an increased intensity for a pattern of all "1's" as compared to a pattern of alternate "1's". They will not light for a pattern of all "0's". The copy and EOW indicators should maintain the same intensity for all patterns.

CHAPTER III

THEORY OF OPERATION

3-1. GENERAL (Figure 9-1)

- 3-1.1. The Model 75 Data Receiver contains, in effect, four individual receivers capable of independent operation. Data on each channel enters a Data Line Amplifier, is detected, delayed within the system, if necessary, for alignment with other channels of data, and sent with an internally generated copy signal to the MEC Model 76 500 Bit Receiver. In the 500 Bit Receiver, three of the four channels are compared with each other and a composite data bit is obtained on a basis of at least two of the three channels being alike and correct.
- 3-1.2. The entire rack is powered by a single Model 165-4C Power supply, with an additional supply in standby, which, in the event of failure to either the -20 volts or +12 volts of the primary supply, the respective voltage of the standby supply will automatically be switched into operation. Facilities are also provided for measuring any of the internally generated voltages of the system, which includes the +250 volts and -250 volts, generated in each of the Data Line Amplifiers. Indicators are provided to indicate voltage failures in any of the Data Line Amplifiers.
- 3-1.3. The Receiver contains a Test Pattern Generator for simulating data from the Data Line Amplifiers for purposes of testing all four of the Control and Dual 17 Bit Shift Register Chassis. Four automatic test patterns may be generated: All "0's", a "1 0" pattern, a "0 1" pattern, and a pattern of all "1's".
- 3-1.4. Operate Mode The Model 75 Data Receiver receives 4 channels of data from a source which is transmitting identical data on all four channels. These four channels may have various delays with respect to one another as determined at the transmitting site, with the limitation that the maximum delay is not greater than 16 milliseconds. (Delays are set in millisecond increments). The data arrives via 4 separate routes and will encounter additional delays of various amounts depending upon the routing and types of transmission equipment used enroute. Misalignment of the data at the source is done in order to lessen the possibility of external noise affecting all data lines in a like fashion once it leaves the source. It is convenient at this point to describe one of the four identical receivers within the receiver rack itself, consisting of a Data Line Amplifier, a Control Chassis, and a Dual 17 Bit Shift Register. (See Figure 9-1, Sheet 2 of 2).
- 3-1.4.1. Upon receiving information, the Data Line Amplifier separates the tone bursts into data pulses and EOW pulses.

NOTE

A pulse will occur on the data output of the Data Line Amplifier for an EOW tone burst, and is followed 4 milliseconds later by a pulse on the EOW output. This bit on the data output is not used as data.

The Data Line Amplifier also provides as an output, a clock signal in the form of a 1 kc sine wave which is synchronized to incoming data. Clock, Data, and EOW from the Data Line Amplifier enter the Control Chassis where they are delayed from 10 to 500 microseconds (referred to as vernier delay) to align them with respect to the remaining three channels. Data then enters a 4 bit shift register which compensates for the 4 millisecond time delay required to recognize EOW, in order that EOW, going into the 17 Bit Shift Register from the Control Chassis, follows the last bit of data by one millisecond. There may still be a time difference in millisecond increments, between data on the four channels.

- 3-1.4.2. The 17 Bit Shift Register is used to complete the alignment of the data and EOW on one channel with respect to another. The Shift Register shifts on pulses from the Control Chassis which are derived from delayed clock. The Shift Register provides from 0 to 16 milliseconds of delay in millisecond increments for both data and EOW, delaying both by the same amount. There are two outputs from each of the two Shift Registers, an A and B data output, and an A and B EOW output, and it is here where redundancy is started for the two outputs of each of the data and EOW signals to the 500 Bit Receiver. Each bit, from the outputs of the 17 Bit Shift Register, is stored for slightly less than one millisecond in the Control Chassis as they appear at the output lines, during which time copy pulses are generated. The output signals to the 500 Bit Receiver are composed of copy, data, and EOW. There are two outputs for each of the signals from each Control Unit. The characteristics of these outputs are discussed in more detail under paragraph 3-3.6.
- 3-1.5. Test Mode The system is put in test mode by selecting one of the test patterns on the Test Pattern Generator. When in test mode, the TEST PLAYBACK indicator 1401 is lit, providing an indication to the operator that the system is not in operate mode. Conversely, the test circuitry is inhibited when in the operate mode. To start generation of test patterns after leaving the operate mode, it is necessary to press the TEST START pushbutton S402. Test data is generated in sequences of approximately 500 milliseconds followed by EOW in a repetitive pattern.
- 3-1.5.1. When operating in test mode in conjunction with the 500 Bit Receiver, all Shift Registers should be set for identical delays. As data always is in serial form, the patterns can only be verified with an oscilloscope. However, the patterns are visible on the indicators of the 76 500 Bit Receiver.
- 3-1.6. Tape Recording Facilities Incoming data to the Receiver may be recorded on a MEC Model 1585-1A Tape Recorder, if so desired. The data is recorded while the system is in operation and is furnishing data to the 500 Bit Receiver. The data is recorded in an identical form to that when it is received from the telephone voice lines, that is, in tone bursts, however, it is initially filtered and amplified prior to being supplied to the output connector. The Tape Recorder may be used for re-running the data at a later date for further analysis or test purposes.

3-1.6.1. Playback Mode - The Data Receiver is placed in the playback mode by positioning the four OPERATE-SIMULATE toggle switches, located in the rear of the rack, to the SIMULATE position. The TEST-PLAYBACK indicators I401 (located on the Test Pattern Generator Chassis), and I2 (located on connector mounting plate in the rear of the rack) will be on if any of the four switches are in the SIMULATE position. When all four switches are in the OPERATE position, the two indicators will be off. This mode is identical to the Operate mode (paragraph 3-1.4) with the exception of the source of data.




Figure 3-0. Operate-Simulate Switch Panel

- 3-2. DATA LINE AMPLIFIER, MEC MODEL 71-8A (See Appendix)
- 3-2.1. Data on all four channels entering the Model 75 Data Receiver initially enters the Data Line Amplifiers. The Data Line Amplifiers separate the incoming tone bursts into data pulses and EOW pulses, and also provides as an output a clock signal in the form of a 1 kc sine wave which is synchronized to the incoming data.
- 3-2.2. The Data Line Amplifier has facilities for accepting a SOW burst, however, SOW is not required in this system. EOW burst is a 4.5 millisecond burst at 2 kc. Data "1" is comprised of 1 cycle at 2 kc.
- 3-2.2. A detailed description of the Model 71-8A Data Line Amplifier may be found in the Appendix of this manual.

3-3. CONTROL CHASSIS, MEC Model 75-6A (Figures 3-1, 9-4, and 9-5)

- 3-3.1. The Control Chassis receives data, EOW, and clock from the Data Line Amplifier, provides delays for vernier alignment of these inputs and generates shift pulses. Data and EOW are then delayed for major increment alignment in the Dual 17 Bit Shift Register. The Control Chassis also accepts data and EOW from the 17 Bit Shift Register and provides them as outputs to the 500 Bit Receiver, with copy pulses which are generated in the Control Chassis.
- 3-3.2. In the Operate mode, data, in the form of positive pulses from Data Line Amplifier, enters the Control Chassis at pin 1 of P601. Diode CR601 is back biased with respect to positive pulses with -20 volts at its plate. Data pulses trigger variable one-shot N616 at pin 3. (The procedure for adjusting this and other variable one-shots in the Control Chassis is described under CHAPTER IV, OPERATION). The output of one-shot N616, pin 5, after the desired delay, becomes positive and triggers a 20 microsecond one-shot, N601, which produces a positive pulse for inserting data into core M601. Resistor R603 is a series limiting resistor limiting the core setting current to approximately 10 ma. Data is shifted through cores M601 through M604 and out of the Control Chassis via pin 12 of P601 to the Dual 17 Bit Shift Register Chassis. The shift pulses to the cores, both in the Control Chassis and the Dual 17 Bit Shift Register Chassis, are generated from the 1 kc from the Data Line Amplifier which enters the Control Chassis on pin 3 of P601. Diode CR603 is back biased




Figure 3-1. Control Chassis

in the operate mode with approximately -10 volts on its plate. The incoming 1 kc, in the form of a sine wave, enters pin 3 of Schmitt Trigger N602. The Schmitt Trigger output at pin 5 approximates a square wave which is out of phase with the input. Variable one-shot N603 triggers on the positive going output from the Schmitt Trigger. Referring to Figure 3-2 the relationship between data and clock can be seen. Variable one-shot N603 has been set to align its positive going trailing edge with the three remaining receivers. This action determines the setting of one-shot N616, which is adjusted to produce data insertion into core M601 approximately 500 microseconds following delayed clock which produces a shift pulse, or, more specifically, half-way between shift pulses. The output of N603, at pin 5, on its positive going edge, triggers the 10 microsecond one-shot N604. N604 goes positive at its output, pin 7, when triggered. This pulse is used to reset the flip-flops receiving data from the 17 Bit Shift Register. The positive going trailing edge of the pin 5 output of N604, is a-c coupled to emitter follower N605 through capacitor C610 and resistor R612. Diode CR604 is used for fast discharge of C610 on a negative going pulse so that 10 microseconds later, when the incoming pulse goes positive, there will be a full amplitude pulse at the output of the emitter follower N605 (pin 3). This emitter follower drives three core drivers, N606 in the Control Chassis, and N601 and N604 in the Dual 17 Bit Shift Register Chassis. Core driver N606 in the Control Chassis is used to shift cores M601 through M604. The four cores, when shifted at 1 kc, provide 4 milliseconds of delay for incoming data. Since it takes 4 milliseconds to recognize an EOW code burst, EOW from Data Line Amplifier will occur 5 milliseconds after the last data bit of a message. (EOW code burst starts one millisecond after the last data bit.) With the 4 milliseconds of delay just mentioned, the last bit of data will enter the Dual 17 Bit Shift Register one millisecond before EOW. To state it another way, EOW will enter the register coincident with a dummy one bit that occurs on the data line from Data Line Amplifier at the beginning of an EOW code burst.

- 3-3.3. EOW from the Data Line Amplifier enters the Control Chassis at pin 2 of P601. R610 and R609 provide cathode resistors to -20 volts for the EOW cathode follower in the Data Line Amplifier. EOW pulses trigger variable one-shot N617 at pin 3. Resistor R650 is adjusted to provide a positive going trailing edge approximately between shift pulses derived from delayed 1 kc. The output at pin 5 of N617 triggers one-shot N618, a 20 microsecond one-shot, which inserts EOW into core M602 in the Dual 17 Bit Shift Register Chassis. R651 is a series limiting resistor limiting the core setting current to approximately 10 ma. (See Figure 9-3 for waveforms of data and EOW to 17 Bit Shift Register.)
- 3-3.4. At this point it has been shown how data and EOW arrive at the Dual 17 Bit Shift Register and how shift pulses are generated. The remaining circuitry in the Control Chassis deals with the data after it leaves the Shift Register, having been delayed an integral number of milliseconds.
- 3-3.5. Data returns to the Control Chassis via two separate lines from the Shift Register. Both lines contain identical information in each case and are identified as A and B. The A and B data lines enter the Control Chassis on pins 8 and 4 of P601, respectively. The A data sets flip-flop N607 at pin 3; the B data sets flip-flop N609 at pin 3. The outputs, at pin 8, of these flip-flops drive emitter followers which serve as outputs of the system to the 500 Bit Receiver. (See Figure 9-3 for data waveforms to B shift register.) Data leaving the 17 Bit Shift Register occurs shortly (approximately 6 microseconds) after the shift pulse is initiated.




Figure 3-2. Voltage Waveforms

- 3-3.6. Flip-flops N607 through N610 in the Control Chassis are reset 10 microseconds before a shift pulse is generated with the leading edge of one-shot N604. Therefore, the flip-flops will be reset less than 20 microseconds before they receive new data. Flip-flops N608 and N610 receive EOW A and EOW B in a manner identical to the data flip-flops just mentioned. The EOW flip-flops also have emitter followers from their outputs at pin 8 for the purpose of providing EOW outputs to the 500 Bit Receiver. (See Figure 9-3 for EOW waveform to B Shift Register.)
- 3-3.7. A copy pulse is sent with data to the 500 Bit Receiver to indicate when new data is appearing. The copy pulse must not occur until after the data lines have received new data. The positive going trailing edge of one-shot N604 at pin 5, which initiates a shift pulse, also triggers one-shot N611. N611 generates a copy pulse on its positive going trailing edge after 10 microseconds by triggering one-shot N612 at pin 3, which is a 200 microsecond one-shot. The output of N612 at pin 7 drives two emitter followers which provide isolation on the two copy lines to the 500 Bit Receiver, which are the outputs of the two emitter followers. (See Figure 9-3 for copy waveform to A Shift Register.)
- 3-3.8. In test mode the Control Chassis functions in an identical manner to that previously discussed, with the exception that artificially generated data and EOW are used to replace outputs from the Data Line Amplifier. The 1 kc oscillator in the Data Line Amplifier operates continually, even during data absence, producing an output from which test data may be derived. Since there is no synchronization between the four Data Line Amplifiers, one of the Data Line Amplifier clocks is used for generating test data for all four receivers. Data Line Amplifier l is arbitrarily selected to provide l kc for generating test data. When the Test Pattern Generator is set for one of the test patterns, -20 volts is removed from pin 40 of P601 on Control Chassis, 2, 3, and 4. This puts +12 volts through resistor R604 and diode CR603 at the input of Schmitt Trigger N602 in these three chassis. Control Chassis 1, however, has pin 40 jumpered to -20 volts and does not affect the Schmitt Trigger during test mode. It continues to operate on 1 kc from Data Line Amplifier 1. The output of Schmitt Trigger N602, pin 5, in Control Chassis 1, is connected through resistor R607 to pin 41, which is the input to the Test Pattern Generator for deriving data and 1 kc pulses. The generated 1 kc pulses in the Test Pattern Generator enter Control Chassis 2, 3, and 4, on pin 41. In this way the one-shot N603 in all four Control Chassis are operating, for all practical purposes, in unison.
- 3-3.9. When generating test patterns, -20 volts is removed from the test data line, pin 38 in the Control Chassis, and positive pulses representing test data appear at pin 38. (See Figure 9-3 for Test Data waveform.) In a similar fashion, on pin 39, during test pattern generation, -20 volts is removed and test EOW pulses occur at pin 39. (See Figure 9-3 for Test EOW waveform.)

- 3-4. DUAL 17 BIT SHIFT REGISTER, MEC MODEL 74-6C (Figures 3-3, 9-6 and 9-7)
- 3-4.1. The Dual 17 Bit Shift Register delays data and EOW on any channel, if necessary, for purposes of aligning the channel with respect to the remaining channels. This action compensates for delays between channels initiated at their source, and delays encountered enroute to the Receiver. The chassis provides delays of up to 16 milliseconds, in millisecond increments, for both data and EOW.
- 3-4.2. N601 and N604 are core drivers used to shift the cores in the chassis. A trigger pulse is required on pin 1 of P601 to trigger both core drivers. Data is delayed in M619 through M635, while EOW is delayed in M602 through M618.
- 3-4.3. Data "l's" are inserted in the input winding, pin 8, of the first core M619 on the data delay cores. EOW "l's" are inserted on the input winding, pin 8, of the first core, M602, in the EOW delay cores. The output of each core travels to two switches in addition to the next core.
- 3-4.4. Each switch is a two pole, 16 position, rotary switch, with data on one set of stationary contacts and EOW on the other set of stationary contacts. Each contact on the data pole of the switch corresponds time-wise to the contacts on the EOW pole. For example: Pin 4 on the data side originates from the output of the 4th data core, and pin 4 on the EOW side from the output of the 4th EOW core. This means that if pulses are inserted in both EOW and data cores at the same time, they will both appear at the proper No. 4 pin, four time slots (four milliseconds) later. The rotary contact of each pole is connected to the inputs of separate flip-flops in the Control Chassis, and each will arrive delayed by four time slots.




Figure 3-3. Dual 17 Bit Shift Register

- 3-4.5. The output of each core is connected to two double pole, 16 position switches, wired as described above. In this fashion, the two outputs for data and EOW, required for each input, are obtained. Both switches must, therefore, be set for identical settings for proper operation. The rotary contacts are also connected to one-shots in the 17 Bit Shift Register Chassis. Both EOW contacts are connected to 100 millisecond one-shots, while the data rotary contacts are connected to 200 millisecond one-shots. These one-shots drive neon indicators located on the front panel of the chassis, providing visual indication of data and EOW being sent to the Control Chassis. Each time a pulse is sent to the Control Chassis, the indicator will light; the data indicators staying on for 200 milliseconds and the EOW indicators staying on for 100 milliseconds.
- 3-4.6. The positions of the delay switches on the front panel are numbered 0 through 16. These figures represent the amount of time delay. Since the cores are shifted every millisecond, the switches indicate delay in milliseconds.

- 3-5. TEST PATTERN GENERATOR, MEC MODEL 75-4A (Figures 3-4, 9-8 and 9-9)
- 3-5.1. The Test Pattern Generator generates four selectable patterns of artificial data bits in the form of approximately 500 millisecond bursts, followed by an artificially generated EOW pulse. Switch S401, on the front panel, is used to select operate mode or one of the four test patterns.
- 3-5.2 N401A and B are cross-coupled amplifiers which make up a 500 millisecond free-running multivibrator (FRMV). The TEST START pushbutton S402, applies +12 volts through resistor R410 to pin 2 of N401A. If S401 is in the OPERATE position, a positive voltage is applied through S401A, CR401A, CR404, and R407 keeping pin 2 of N401A positive and preventing N401 from functioning as a multivibrator. When S401 is placed in any of the test pattern positions, pin 2 of N401 is biased negatively through R409. When the TEST-START pushbutton is pressed, the +12 volts to pin 2 of N401 initiates the multivibrator action.
- 3-5.3. One-shot N402 receives 1 kc from the Schmitt Trigger, N603, in Control Chassis #1. It generates 100 microsecond pulses at a 1 kc range. The one-shot is kept off during operate mode by applying approximately +12 volts to pin 6 through diode CR412 from switch S401A in a similar fashion to that just described for N401. The output of N402 at pin 7 provides 1 kc to Control Chassis 2, 3, and 4 during test mode, and is also the output used for generating a data pattern of all"1's" through position 5 of S401B. The output of N402 at pin 5 drives the count input of flip-flop N403. The two outputs of N403 provide the alternating data patterns.




Figure 3-4. Test Pattern Generator

The pin 5 output is used for a data pattern "0-1" to position 3 of S401B. The pin 8 output in a like fashion, provides a "1-0" data pattern to position 4. In addition, this output is used to synchronize EOW with data, as described in the following paragraph.

- 3-5.4. When pin 4 of N401A is at -20 volts, the junction of resistors R406 and R403 is approximately -20 volts. With diode CR407 biased in this fashion, a pulse from pin 8 of flip-flop N403 cannot trigger flip-flop N404. When pin 4 of N401A rises to 0 volts, the junction of R403 and R406 is approximately -2 volts. The next occurring positive pulse from pin 8 of flip-flop N403 triggers flip-flop N404 at pin 3. Pin 8 of N404 goes positive at this time, generating a pulse to emitter follower N405A which produces a test EOW pulse to the four Control Chassis. Approximately 250 milliseconds later, pin 5 of N401B goes to 0 volts. With a gating circuit identical to that just discussed, the next positive going pulse at pin 8 of N403 triggers flip-flop N404 at pin 6, causing the output at pin 8 to return to -20 volts, thereby preparing the flip-flop for a repetitive cycle. For clarity, the functions of each deck of switch S401 will be described.
- 3-5.4.1. S401A has approximately +12 volts on the wiper in the OPERATE position (position 1). This biases off the FRMV N401 and the one-shot N402. In addition, S401A energizes relay K401 which controls the voltage to the TEST-PLAYBACK indicator, I401. The lamp has 110 vac applied to it when the relay is de-energized. In positions 2, 3, 4, and 5, S401A has -20 volts on the wiper, the bias is removed, and the relay has 0 volts across the coil. In order for the relay to be energized, the 4 input connectors must be in place, as they provide, as an interlock function, -20 volts to one side of the relay coil.
- 3-5.4.2. The wiper of S401B is the data output to the Control Chassis in the test pattern positions. In position 1, -20 volts is applied to the wiper, which back biases diodes in the Test-Data output lines. Position 2 applies +12 volts to the wiper for all "0's". Positions 3 and 4 receive alternate data patterns from flip-flop N403. Position 5 receives all "1"s from one-shot N402.
- 3-5.4.3. S401C applies -20 volts to the test gate inputs of Control Chassis 2, 3, and 4, when in the OPERATE position. This back biases CR603 in the Control Chassis, allowing the Schmitt Trigger to operate normally on clock from the Data Line Amplifier. In positions 2, 3, 4, and 5, this connection is open, and diode CR603 biases off the Schmitt Trigger from +12 volts. This switch is connected only to Control Chassis 2, 3, and 4, as the Schmitt Trigger in Control Chassis 1 functions normally in test modes.

3-6. SWITCHOVER CHASSIS, MEC MODEL 75-5A (Figures 3-5, 9-10, and 9-11)

- 3-6.1. The Switchover Chassis monitors the +12 volt and -20 volt outputs of the primary Power Supply and automatically switches either voltage from the secondary supply to the system if the primary voltage deviates from its limits. (The -85 volts is switched with the -20 volts.)
- 3-6.2. The A supply (right hand supply) is the primary supply. As long as meter relay MV501 is within limits, voltage is not applied to terminal C or E. The voltage divider consisting of resistors R504 and R509 provides a positive voltage to pin 2 of pulse amplifier N501A, causing the transistor to be turned off. The output, pin 4, is at -20 volts in this case. and there is no drop across relay K501. With K501 de-energized, relay K504 has an open connection to its coil, (pins 4 and 5 of K501), and +12 volts from the A supply, (pins 4 and 5 of P501) is connected to pins 43 and 44 which supply +12 volts to the 12 volt bus. Should +12volts from the A supply go off limits as set on MV501, contact is made between D and E or D and C of MV501. This applies -20 volts through the meter relay contacts to R503, producing a negative voltage at pin 2 of pulse amplifier N501A, thereby turning on the transistor. The output, pin 4, then goes to 0 volts, energizing K501 which in turn supplies -20 volts through contacts 4 and 5 to relay K504. When K504 is energized, +12 volts from the B supply is connected to the 12 volt bus through contacts 2 and 3 of K504. Energizing K501 also supplies power through contacts 2 and 3 to I504, indicating that +12 volts is off limits. When K504 is energized, power is supplied through contacts 4 and 5 to I502 indicating +12 volt switchover. The switchover may be returned to the original state with pushbutton S501,




Figure 3-5. Switchover Chassis

which interrupts the emitter return to 0 volts of N501A through terminals 1 and 2 of the pushbutton, and by so doing, removes current from K501. This, in turn removes -20 volts from pin 8 of K504, and returns the A Supply to the connection to the +12 volt bus.

- 3-6.3. When -20 volts is within limits, meter relay MV502 does not make contact between Dand C or D and E. The -20 volts is connected to pin 7 of N501B through resistors R506, R507, and R508. This biases the transistor in pulse amplifier N501B into saturation, energizing relay K507. When K507 is energized, the -20 volt indicator, I505 is extinguished by the opening of contacts 1 and 2, and contacts 5 and 6 are open, leaving no current path through the coil of K503. When K503 is de-energized, contacts l and 2 supply -20 volts to relays K505 and K506 which connect -20 volts from the Asupply to the -20 volt bus. (Relay K506 also connects -85 volts from the A supply to the -85 volt bus.) When -20 volts is applied to the -20 volt bus, relay K502 is energized, shorting out series limiting resistor R512. When -20 volts from the A supply goes off limits, meter relay MV502 applies +12 volts to terminal D, biasing pin 7 of pulse amplifier N501B positive, turning N501B off, and removing current from relay K507. When relay K507 is de-energized, I505 indicates that -20 volts is off limits. Contacts 5 and 6 of K507, which provide a current path to 0 volts from -20 volts for relay K503, are closed, energizing K503. When K503 is energized, contacts 1 and 2 open, removing power from relays K505 and K506, which disconnects the -20 volts and -85 volts from the A supply, and connects the B supply to the wires of the respective busses. Relay K503, when energized, also supplies power to I503, indicating switchover of the -20 volts and -85 volts. When -20 volts to the bus momentarily drops, relay K502 is de-energized, opening the contacts across series limiting resistor R512 and closing the contacts across limiting resistor R511. As power is returned to the bus, K502 is again energized, this time from the B supply, and R512 is again shorted through the relay contacts. Relay K508 is connected between the outputs to the +12 volt bus and the -20 volt bus, and is energized as long as both voltages are present at the russes. This relay controls power to I501 which indicates when d-c power is on.
- 3-6.4. Resetting to the A supply is accomplished with pushbutton S501. The circuit operation when resetting +12 volts has already been discussed. When the pushbutton is pressed for -20 volts and -85 volts, +12 volts is removed from meter relay MV502, allowing pulse amplifier N501B to return to its saturated state, which causes all relays in the -20 volt switchover circuitry to return to their initial conditions.

- 3-7. POWER CONTROL CHASSIS, MEC MODEL 72-7B (Figures 3-6, 9-12 and 9-13)
- 3-7.1. The Power Control Chassis provides the means for switching a-c power to the rack, measurement of all internally generated voltages, and has indicators to provide visual detection of power failures in the Data Line Amplifiers.
- 3-7.2. AC power is switched to the system via switch S701. When power is on, neon DS701 is on. Diode CR701 rectifies the a-c for measurement. Meter MV701 and switch S702 are used to measure 120vac, the 3 d-c voltages from both A and B supplies (+12 volts, -20 volts, and -85 volts) and the +250 volts and -250 volts generated within each of the four Data Line Amplifiers. MV701 is a 1.2 ma. meter. By limiting the current from each voltage to 1 ma. with an appropriate 1% resistor, all voltages read approximately "10" on the meter, representing 100%, when properly adjusted. For optimum usage of the meter, however, the procedure in the following paragraph is recommended.
- 3-7.3 Using an external meter such as a Simpson Model 270 or Triplett Model 630, correctly set each of the 3 d-c voltages of both supplies while under load. This is discussed under CHAPTER IV, OPERATION. The voltages are brought out to the front of the power supply and clearly identified via test jacks TJ401 through TJ404. Record the reading of panel meter MV701 for all voltages on the VOLTAGE SELECTOR switch. The recorded readings may now be used to determine any discrepancy of system voltages. In general, the +12 volts, -20 volts, and -85 volts will read "10" ± 3%. The +250 volts will read "9.5" ± 5%; the -250 volts will read "10" ± 5%.




Figure 3-6. Power Control Chassis

3-7.4. There are eight neon indicators for monitoring the +250 volts and -250 volts from the Data Line Amplifiers. One group will be described. The four +250 volt lines are "or" gated through diodes CR702, CR703, CR704, and CR705. The common point of these diodes provides power to all four of the indicators, DS702, DS703, DS704, and DS705 through 100K limiting resistors. As long as power failure does not occur, each indicator has +250 volts applied to both sides and remains off. Should one supply fail, one side of the neon loses +250 volts and lights. A ground path is provided, using 100K resistors to ground in case the Power Supply failure is an open.

CHAPTER IV

OPERATION

- 4-1. General When all connectors are properly connected and a-c power is supplied to the Receiver, place a-c power switch SI, located at the rear of the rack, to the ON position. A red indicator II, adjacent to the switch, indicates when power is on (see Figure 4-1). This switch controls the 120vac to the Power Control Chassis, MEC Model 72-7B. Switch on a-c power to the system via switch S701, located on the front panel of the Power Control Chassis. A neon indicator DS701 located above the switch indicates when power is on. Power indicators on each of the Data Line Amplifiers will be lit at this time. The power supply check indicators on the Power Control Chassis should not be lit. The DC ON lamp on the Switchover Chassis will be lit, as well as SWITCHOVER and VOLTAGE OFF LIMITS indicators.
- 4-2. General Checkout Procedure Set the VOLTAGE SELECTOR switch S701 to AC. The meter, MV701, should read "10" \pm 10%. Check and set the B Power Supply voltages using a Triplett 630NA VOM or equivalent. (The designation A refers to the left hand supply; B the right hand supply.) Press RESET pushbutton S501 on the Switchover Chassis. The SWITCHOVER and VOLTAGE OFF LIMITS indicators will now go out. Check and set A Power Supply voltages. Once these voltages have been set, the readings will not vary more than \pm 3%. The +250 volt readings should indicate 9.5 \pm 3%.
- 4-2.1. In checking Switchover operation, remove the a-c fuse from the A supply. The meter relay pointers will drop indicating Power Supply failure, and SWITCHOVER and VOLTAGE OFF LIMITS indicators will light. When the fuse is replaced and the RESET pushbutton pressed, the meter relays will return to a normal reading and the two indicators will go out.
- 4-2.2. In checking power supply check indicators located on the Power Control Chassis (for voltages generated in the Data Line Amplifiers), remove the a-c fuse from one Data Line Amplifier. The corresponding indicators for +250 volts and -250 volts will light. (The units are numbered 1 through 4 from left to right.) Turn power switch S701 on the Power Control Chassis off before replacing the fuse. The RESET pushbutton should be pressed each time power is restored. At least one of the Data Line Amplifiers must have power on in order for the indicators to operate, as power for the indicators is supplied by any or all of the functioning Data Line Amplifiers.
- 4-2.3. Set the PATTERN SELECTOR switch on the Test Pattern Generator to the ONE'S position and press the TEST START pushbutton S402. The TEST PLAYBACK indicator will be lit. (For the following checks the Data Line Amplifier inputs, Pl through P4, at the rear of the rack should be removed.) Set all four core drivers (shift) for minimum delay by turning potentiometer R608, located on the front panel of the Control Chassis, counterclockwise as indicated on the front panel. For the following adjustments a Tektronix Oscilloscope Type 545A with CA plug-in, or equivalent, is required. The following described test jack locations are in the Control Chassis. Using test EOW as synchronization (TJ601-39), compare EOW insert (TJ601-35) on A trace with core drive (TJ601-5 or 6 in 17 Bit Shift




Figure 4-1. MEC Model 75 Data Receiver, Rear View

Register Chassis) on B trace. Adjust EOW delay potentiometer R650 until EOW insert is interlaced between two core drives. (It is necessary to remove the chassis and use an extension cable for this and the following adjustment.) Using the same synchronization, compare data insert (pin 7 of N601) with core drive (T-J601-5 of the 17 Bit Shift Register). Adjust data delay, R648, until the data insert one-shot is interlaced between core drives. Repeat both of the above adjustments for all four Control Chassis. At this point, all data and copy indicators will glow. EOW indicators will flash at approximately 2 cycles per second.

- 4-2.4. Set all Shift Register Chassis for a maximum delay of 16 milliseconds. This provides checking for the maximum possible amount of circuitry.
- 4-2.5. The next check to be described is at the data outputs to the Model 76 500 Bit Receiver. A binary "l" is 0 volts; a binary "0" is -20 volts. As the data flip-flops are reset approximately 10 microseconds before each core drive, with a data pattern of all "l's", the A and B data outputs (TJ601-16 and 34) should be at 0 volts continually, with approximately -20 volt pulses, 10 microseconds wide, occurring at 1 millisecond intervals. Check all four Control Chassis.
- 4-2.6. The A and B copy pulse outputs (TJ601-13 and 14) are 200 microsecond positive pulses (binary "1") occurring at 1 kc. Check all four control chassis. The A and B EOW outputs (TJ601-13 and 14) are positive pulses approximately 1 millisecond wide, occurring approximately every 500 milliseconds. Check all four Control Chassis.
- 4-2.7. Switch the PATTERN SELECTOR switch S401 to a "1-0" pattern. Copy and EOWindicators should appear the same as for a data pattern of all 500 Bit Receiver "1's". Data indicators will decrease in intensity. When operating in conjunction with the 500 Bit Receiver, the test pattern will be visible on its indicators. Changing to a "0-1" pattern will provide the same indications as a "1-0" pattern in the Data Receiver, however, the pattern will change in the 500 Bit Receiver.
- 4-2.8. Select the 0's pattern. All data indicators will be extinguished, however, EOW and copy indicators will not change in appearance.
- 4-2.9. The preceding exercise checks the system to ascertain that it is functioning properly. It is not necessary to perform all the steps each time the system is operated. For example, voltages may be checked periodically, but do not necessarily require readjustment each time the system is turned on, once they have been set. This completes the test portion of system operation.
- 4-3. Operate Connect the data input lines at the rear of the rack. Set all shift registers for a 0 millisecond delay. Switch the PATTERN SELECTOR switch to OPERATE. Adjust all four Data Line Amplifiers as described under paragraph 2-8 in DATA LINE AMPLIFIER, APPENDIX. It is necessary to have a test pattern transmitted from the Model 74 Data Transmitter to provide incoming data to the Data Line Amplifiers.
- 4-3.1. Examine all four EOW outputs from the Shift Register Chassis (TJ601-8 or 9) and determine their relative positions. (The four Shift Register Chassis are numbered 1, 2, 3, and 4 from left to right, top pair first.) This is most easily accomplished with a trial and error procedure of using one of the four for synchronization and observing the remaining EOW pulses until the first incoming EOW pulse is found. This may then be used for synchronization and the relative positions of the remaining EOW pulses may be determined. It is desirable to first set the millisecond increment delay so delays of less than one-half millisecond are more readily determined. The following examples describe how this is accomplished.

ME-906

Figure 9-2(A) illustrates four possible EOW outputs as seen at the output of the 17 Bit Shift Register Chassis. These pulses are not necessarily delayed in any order, nor are they separated by exact millisecond increments. The adjustment being described is to align these pulses to the nearest half millisecond. To accomplish this it can be seen that #1 must be delayed 4 milliseconds; #2, 9 milliseconds; #3, 0 milliseconds (#3 already has the largest delay of all 4 lines), and #4, 10 milliseconds. (Both switches on each 17 Bit Shift Register are set for the same delay.) Figure 9-2(B) illustrates how the EOW pulses appear after the appropriate delays have been set. The pulses now all occur within 500 microseconds. It is now possible to determine which lines must be adjusted to accomplish vernier delay. In the example, as the #1 line already has the greatest remaining delay, lines #2, #3, and #4 should be delayed to line up with #1. Synchronize on #1 EOW, TJ601 pin 8 or 9 of Shift Register Chassis 1, and observe core drive of #1 (TJ601-6 in the Shift Register Chassis) and core drive of #2. Adjust potentiometer R608 on the front panel of Control Chassis 2 until the two are aligned. If jitter exists on the two lines, the delay adjustment should be determined on a basis of minimum excursion from #1, rather than an adjustment making the two occur simultaneously most of the time. Repeat the delay adjustment on Control Chassis 3 and 4 aligning them with #1. If Control Chassis 1 was properly set for testing, it is not necessary to make further adjustments on it. However, Control Chassis 2, 3, and 4 must have data and EOW delay adjustments reset in order to insert data and EOW mid-way between core drives. This adjustment is described under paragraph 3-3.5. Referring to EOW outputs from the 17 Bit Shift Register, these pulses should now be aligned and excursion due to jitter should not exceed ±125 microseconds.

CHAPTER V

INSTALLATION

- 5-1. Provisions should be made to supply the Model 75 Data Receiver with 120 vac, 60 cycles, single phase at approximately 8 amperes as power inputs. The Receiver receives a-c power through J18 at the rear of the rack.
- 5-2. The rack should be installed on a reasonably flat surface and if it is to be installed near a wall, its rear portion should not be less than three feet from the wall. This enables easy access to the rack through the rear door.
- 5-3. Adjustments and procedures to be executed prior to operating the equipment will be found in CHAPTER IV, OPERATION. Wire size and cable information will be found in CHAPTER VIII, WIRE LIST.

CHAPTER VI

MAINTENANCE

- 6-1. No special considerations are needed for maintenance of this equipment. However, normal failure of individual components may be expected and can be located through normal maintenance operations. Values of all major component parts used in the chassis are indicated in CHAPTER VII, PARTS LIST. The indicators located on the front of the chassis give indication of malfunction in most cases. By observing these indicators during normal operation, it is possible to determine quickly in which chassis the trouble is located and in which portion of the chassis the trouble is contained. Error detector meters in the 500 Bit Receiver may be used as an aid in determining improper adjustment or equipment failure in the Receiver.
- 6-2. The only preventive maintenance necessary is the cleaning of the Blower filter approximately once every thirty days. The filter should be removed and cleaned in a solution of warm water and detergent. Periodic tube testing, either with a tube tester or by merely substituting known good tubes, should be carried out. If relays or other electro-mechanical devices do not function properly with normal adjustments, the complete sub-assembly should be replaced and the malfunctioning unit returned to the manufacturer for possible repairs.
- 6-3. It is strongly urged that this instruction handbook be thoroughly read and completely understood before operating the equipment.

CHAPTER VII PARTS LIST

ITEM NO.	REFER. DESIG-	CLASS	STOCK NO.	MFG. AND PART NO.						RIPTIOI	N					UNIT	PROCURE- MENT CODE
	NATOR	 			2 3				$\neg \top$							ASSY.	COUR
1-1				MEC 75-1AA	ASSEI	ив	LY	, P.	ACK	, DA	TA R	ECEIV	/ER			1	
1-2	F1, F2		!	Bussmann FNM	FU	SE	1	D A	np							2	
1-3	11			Dialight 6S6 DC	LA 125	M F V	, 1	nca 6W	ndes	cent,	Bay	onet T	ype			1	
1-4	12			Dialight 6S6 DC	LA 247	MI 7,	, 6 W	nce	ndes	cent,	Bay	onet T	ype			1	
1-5	Ј18			Cannon MS3102A-18-11	co	NN	EC	то	R							1	
				Cannon MS3106B-18-11	co	NN	EC	то	R							1	
	}			Cannon AN3057-10	CA	ВL	E	CLA	MP							1	
1-6	J19, J20			Cannon MS3102A-22-14	Co	NN	EC	то	R							2	
				Cannon MS3106B-22-14				то								2	
				Cannon AN3057-12	CA	BL	E (CLA	МР							2	
1-7	P1-P4 DP1-DP4			Cannon MS3102A-14S-5				то								8	
				Cannon MS3106B-14S-5				то								8	
				Cannon AN3057-6	CA	BL	E	CLA	М₽							8	
1-8	P5-P8			Switchcraft C-11 -Cont'd	JA	CK										4	
1-8 Cont'				Switchcraft 440	PL	ΟG		Ī								4	
1~9	S1			Cutler Hamme ST52N	sw	TO	н,	То	991	, 25	5 Amp	, 125	v			1	
1-10	S11- S14			Cutler Hamme 7665K4	SW	TT	н,	To	gg1 6	41	PDT					4	
1-11	TB1			Cinch Jones 2-140	TE	RM:	NA	Ls	TRI	?						1	
1-12	XF1,XF2			Bussmann HPC	FU	SE	но	LDE	R							2	
1-13	x11, x12			Dialight 103-3502-121	IN S6	D I	AT Byo	OR net	HOL:	DER, pe L	Dome amp.	Туре	, Red	i Len	s for	2	
	ļ																

	2		3	4 HEC AND			•	_			DF	5 ESCRIPTION	\dashv	UNIT	PROCURE-	8 UNIT
NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	1	2	3	4	5	6			-4	PER ASSY.	MENT CODE	COST (EST.)
-1				MEC		ASS	EN	1151	LY	, (O:	NTROL				
-2	C601, C606 C607 C610-C613 C615 C617-C620 C622			75-6B MIL CM-19B-102K			CA:		CI	то	R,	Fixed Mica, 1000mmfd, 500vdc, MEC SPN C-13-89		13		
-3	C602, C604 C609			MIL CM-19B-202K			CA:		C:	то	R,	Fixed Mica, 2000mmfd, 500vdc, MEC SPN C-13-11	.	3		
-4	C605 C608			Cornell- Dubilier PM4Pl			c k	PÅ	C1	то	R,	Fixed Mylar, 0.1mfd, 400vdc MEC SPN C-03-06		2		
5-5	C614			MIL CM-19B-152K			CA 107	PA	.CI	тс	R,	Fixed Mica, 1500mmfd, 500vdc, MEC SPN C-13-42	.	1		
6-6	C616 C627			Cornell- Dubilier PM4S2			СÅ	PA	C1	тс	R,	Fixed Mylar, .02mfd, 400vdc MEC SPN C-03-11		2		
6-7	C621			Cornell- Dubilier PM6S5			сĀ	PA	.CI	тс	R,	Fixed Mylar, .05mfd, 600vdc		1		
5 - 8	C623			MIL CM-19B-332K			CA 107	PA 6	CI	тс	R,	Fixed Mica, 3300mmfd, 500vdc MEC SPN C-13-17	,	1		
N-6 59								ļ								
5-9	C624			Fansteel F110-1			CA	PA	.CI	тс	rk ((Blu-Cap), 10mfd, 25vdc MEC SPN C-12-09		1		
5-10	C625			Fansteel F308-1			CÅ.	PA	CI	тс	k ((Blu-Cap), 100mfd, 30vdc MEC SPN C-12-07		1		
5-11	C626			G.E. 29F519G4			CA	PA	.CI	тс	R.	Tantalum, 1mfd, 100vdc MEC SPN C-07-01		1		
5-12	C628			G.E. 29F617G4			CA	PĀ	.CI	тс	R.	Tantalum, 4.5mfd, 30vdc		1		
6-13	C603			Cornell- Pubilier PM6D47			CA	PĀ	.CI	тс	R.	Fixed Mylar, .0047mfd, 600vdc		1		
5-14	CR601 - CR613			CTP503			SEI	MI-	-C	DN.	b Մ	CTOR DEVICE, DIODE MEC SPN D-01-16		13		
6-15	CR614			1 .\7 0 3			SE 1	MI V	-C	ÞΝ	ф 	CTOR DEVICE, DIODE, Zener, MEC SPN D-01-13		1		
5-16	DS601 - DS603			MEC 16-102			INE	oic	A.	OI		Neon MEC SPN L-01-06		3		
6-17	1601			Eldema 1CF12-4589			LÄ	м	٥,	Inc	ano	descent, 24V MEC SPN L-01-01		1		
6-18	K601			C.P. Clare RP7641G8			R E	LA	Y.	(2)	01	rm "C") MEC SPN R-02-08		1		

ITEM	REFER.	CLASS	STOCK	MFG. AND PART NO.	5 DESCRIPTION	6 UNIT PER	PROCURE- MENT	UNIT COS
NO.	DESIG- NATOR		NO.		2 3 4 5 6 7	ASSY.	CODE	(EST.
-19	M601-M604 M606, M608			MEC MN11	CORE, Magnetic	6		
-20	M605 M607			MEC MN1 3	CORE, Magnetic	2		
-21	N601, N603 N605, N606			MEC TN138B	SEMI-CONDUCTOR DEVICE SET	9		
	N608 N612-N614			1.11.50.5				
-22	N616 N602			MEC	SEMI-CONDUCTOR DEVICE SET	2		
-23	N611 N604			TN130B MEC	SEMI-CONDUCTOR DEVICE SET	1		
-24	N607, N615			TN150 MEC	SEMI-CONDUCTOR DEVICE SET	4		
	N618, N619			TN58				
- 25	N609, N610 N617			MEC TN28	SEMI-CONDUCTOR DEVICE SET	3		
-26	N620			MEC TN138	SEMI-CONDUCTOR DEVICE SET	1		
-27	P601			MEC 27-101	Pulud	1		
-28	R601, R602 R605, R607		ļ	MIL RC20GF182K	RESISTOR, Fixed Composition, 1800 Ohms, ±10%, 1/2W	4		
-29	R603			MIL RC20GF102K	RESISTOR, Fixed Composition, 1K, ±10%, 1/2W	1		
5-30	R604, R609 R618, R619			MIL RC20GF103K	RESISTOR, Fixed Composition, 10K, ±10%,1/2W	12		
	R623, R625 R628, R632 R634, R637							
5-31	R641, R650 R606			MIL	RESISTOR, Fixed Composition, 8200 Ohms,	2		
-32	R646			RC20GF822K	±10% 1/2W			
3-34	R612, R614 R615, R617 R621, R624			MIL RC20GF472K	RESISTOR, Fixed Composition, 4700 Ohms, ±10%, 1/2W	10		
	R630, R633 R639, R642							
-33	R610			MIL RC20GF471K	RESISTOR, Fixed Composition, 470 Ohms,	1		
-34	R611			MIL RC20GF473K	RESISTOR, Fixed Composition, 47K, ±10%,	1		
-35	R608 R613			Allen Bradley JA1L040S253UC	POTENTIOMETER, 25K, 2W, Linear Taper MEC SPN P-02-05	2		
- 36	R616			MIL RC20GF242J	RESISTOR, Fixed Composition, 2400 Ohms, ±5%, 1/2W	1		
5 - 37	R620, R622 R627, R631			MIL RC20GF753J	RESISTOR, Fixed Composition, 75K, ±5%, 1/2W	6		
5-38	R636, R640 R626, R635			MIL	DESISTAR FALLS			
	R643, R645 R647, R648			RC20GF333K	RESISTOR, Fixed Composition, 33K, ±10%, 1/2W	6		
-39	R651			MIL RC20GF152K	RESISTOR, Fixed Composition, 1500 Ohms,	1		
-40	R629, R638 R644, R649			MIL RC20GF332K	RESISTOR, Fixed Composition, 3300 Ohms, ±10%, 1/2W	4		
-41	R650			MIL RC20GF153K	RESISTOR, Fixed Composition, 15K, +10%	1		
-42	TJ601			Cannon	CONNECTOR, Female, 50 Pin Contact, 5 Amp	1		
-43	X1601			DD-50S Eldema	Rating MEC SPN C-11-02 HOLDER, Indicator	1		
-44	X K601			11H-4593 C.P. Clare	MEC SPN L-02-02			
-45	X M601 -			RP9005G2 JAN	MEC SPN S-03-24	1		
-46	X M608 X N601 -			TS103P02	SOCKET, Tube, 9 Pin Miniature MEC SPN S-03-13	8		
	XN620			JAN TS101P01	SOCKET, Tube, Octal MEC SPN S-03-02	20	l	
-47				C.P. Clare RP9006	RETAINER CLIP, Relay Socket MEC SPN S-03-25	1		
-48				Eldema 11H-4119	LENS CAP (Red) MEC SPN L-02-03	1		

NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	1	2	3	4		5	6			SCRIPTION	UNIT PER ASSY.	PROCURE- MENT CODE	UNI COS (EST
-1				MEC 74-6C		ΑS			T	П	_	Τ <u>΄</u> Ι΄	T	Dual 17 Bit shift register	1	CODE	(20)
-2	C601 C603 C604			Fansteel Fl10-1			d	A:	A	۷,	IT	ΦR	ا.ا	(Blu-cap) 10 ₩ 25vdc	3	:	
-3	C602 C607			Fansteel F308-1			C	A	FA	rq	IT	ÞВ	١,١	(Blu-cap) 100\(\mu f\) 30vdc	2		
-4	C605 C606			Cornell- Dubilier PM 452			c	A	PA	۰,	IT	þг	١,	Fixed Mylar .02#f 400vdc	2		
-5	CR601			Pacific Semi-Conducto IN703	r		Ε	10	þ	E,	z	en	er	r	15.		
5-6	DS601 DS604			MEC 16-102			L	A	NI I	Р	N	01	n		4		
5-7	M601 N636			MEC MN-13			C	0:	F	Ξ,	M	gı	ne	etic	2		
8-8	M602 M635			MEC MN-11			C	0:	F	Ξ,	Mı	g	ne	etic	34		
5-9	N601 N604			MEC TN-130B			1	R.	AI	15]	IST	0	R-	-Network	2		
-10	N602 N603 N605 N606			MEC TN-51			Т	RA	7	s	ST	br.	1 1 1	Network	4		
-11	P601			Cannon DD-50P			Р	Lt	ı G						1		
-12	R601 R602 R604 R605			Mil RC20GF273K			R	ES	sis	T	⊒R,	F	`ix	ked Compostion, 27K ±10%	4		
-13	R603			Mil RC20GF472K			R	ES 1/	s	T	OR,	F	7	xed Composition, 4.7K, ±10%	1		
-14	R606 R607			Mil RC20GF103K			R	ES 1/	sis	T	æ,	F	ik	ked composition 10K, ±10%	2		
-15	5601 5602			OAK 399655-MF			S	V I	+	S#	I, 1	ko	t	ry	2		
-16	TJ601			Cannon DD-50S			С	10	11/1	E	СТ	þi	2		1		
-17	XM601 XM636			Jan TS103PO2			S	þc	k	Е	Γ,	,	pir	n miniature mica filled	36		
-18	XN601 XN606			Jan TS101POi			S	bс	k	Ε	Γ	þ,	C	al Mica Filled	6		
-19				Whitso K-105			S	ΚN	16	в					2		

	2		3	4		6	7
NO.		CLASS	STOCK NO.	MFG. AND PART NO.	DESCRIPTION 1 2 3 4 5 6 7	UNIT PER ASSY.	PROCURE MENT CODE
6-1				MEC . 74-6C	ASSEMBLY , Dual 17 Bit shift register	1	7
6-2	C601 C603 C604			Fansteel F110-1	CAPACITOR, (Blu-cap) 10 / 25 vdc	3	
6-3	C602 C607			Fansteel F308-1	CAPACITOR, (Blu-cap) 100 Mf 30 vdc	2	•
6-4	C605 C606			Cornell- Dubilier PM 452	GAPACITOR, Fixed Mylar . 0744 400vdc	2	
6-5	CR601			Pacific Semi-Conducto IN703	I IODE Zener	15.	
6-6	DS601 DS604			MEC 16-102	LAMP, Neon	4	
6-7	M601 M636			MEC MN-13	CORE, Magnetic	2	
6-8	M602 M635			MEC MN-11	CORE, Magnetic	34	
6-9	N601 N604			MEC TN-130B	TRANSISTOR-Network	2	
6-10	N602 N603 N605 N606			MEC TN-51	TRANSIST OR - Network	4	
6-11	P601			Camion DD-50P	PLUG	1	
6-12	R601 R602 R604 R605	:		Mil RC20GF273K	RESISTOR, Fixed Composition, 27K ±10%	4	
6-13	R603			Mil RC20GF472K	RESISTOR, Fixed Composition, 4.7K, ±10%	1	
6-14	R606 R607			Mil RC20GF103K	RESISTOR, Fixed composition 10K, ±10%	2	
6-15	S601 S602			OAK 379655-MF	SWITCH, Rotary	2	
6-16	T J601			Cannon DD-50S	CONNECTOR	1	
	XM601 XM636			Jan TS103PO2	SOCKET, 9 pin miniature mica filled	36	
6-18,	XN601 XN606			Jan TS101POl	SOCKET Octal Mica Filled	6	
	i	1		Whitso	SKNOB	2	

1	2		3	4	5	6	7	8
ITEM NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	DESCRIPTION 2 3 4 5 6 7	UNIT PER ASSY.	PROCURE- MENT CODE	UNIT COS (EST.
6-1				MEC 75-4A	ASSEMBLY Test Pattern Generator	1		
4-2	C401		i	Fansteel F308-1	CAPACITOR, Blu-Cap) 100 \(mu \text{f}, 30 \text{ vdc}	1		
4-3	C402 C403 C404 C406 C416 C417			Fansteel F110-1	CAPACITOR, (Blu-Cap) 10\(\mu t\), 25 vdc	6		
4-4	C405			Mil CM-19B-471K	CAPACITOR, Fixed Mica, 470μμf, ±10% 500 vdc	1		
4-5	C407 C408			Mil CM-19B-152K	CA PACIFOR, Fixed Mica, 1500μμf, ±10% 500 vdc	2		
4-6	C409 C410			Mil CM-19B-272K	CAPACIFOR, Fixed Mica, 2700μμ1, ±10% 500 vdc	2		
4-7	C411 C414			Cornell Dub- ilier PM4Sl	CAPACIFOR, Fixed Mylar . 01\mu f, 400 vdc	2		
4-8	C413			Mil CM-19B-332K	CAPACITOR, Fixed Mica, 3300μμf, ±10% 500vdc			
4-9	CR401 CR402 CR425 CR426 CR404- CR407, CR409 CR410 CR413- CR424			G. E. IN1692 Transitron T12G or Clevite CTP-503	DIODE	18		
4-11				Pacific Semi-Conducto IN703	DIODE, Zener	1		
4-12	1401			Dialight 6S6-DC	LAMP, Incandescent, 125V, 6w	1		
4-13	K401			Mangecraft 11HPX59	RELAY	1		
4-14	N401			MEC TN-57	TRANSISTOR Network	1		
4-15	N402			MEC TN-138B	TRANSISTOR Network	1		
		- 1	1	1				

						6	7	8
NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	DESCRIPTION 1 2 3 4 5 6 7	UNIT PER ASSY.	PROCURE- MENT CODE	UNIT COST (EST.)
4-16	N403			MEC TN-42	TRANSISTOR Network	1		
4-17	N404			MEC TN-28	TRANSISTOR Network	1		
4-18	N405			MEC TN-58	TRANSISTOR Network	1		
4-19	P401			Cannon DD-50P	PLUC, Male, 50 Pin Contact, 5 amp rating	1		
4-20	R420			Mil RC20GF102K	RESISTOR, Fixed composition, 1K, ±10%, 1/2 w	1		
4-21	R402 R407			Mil RC20GF222K	RESISTOR, Fixed composition, 2200Ω ±10% 1/2 w	2		
4-22	R408 R414 R415 R417 R412 R423 R428			Mil RC20GF103K	RESISTOR, Fixed composition, 10K, ±10% 1/2 w	7		
4-23	R405			Mil RC2-GF223K	RESISTOR, Fixed composition, 22K ±10% 1/2 w	1		
4-24	R406 R422			Mil RC20GF472K	RESISTOR, Fixed composition, 4700Ω , $\pm 10\%$ 1/2 w	2		
4-25	R410 R427			Mil RC20GF332K	RESISTOR, Fixed composition, 3300Ω ±10% 1/2 w	2		
4-26	R416			Mil RC20GF182K	RESISTOR, Fixed Composition, 1800Ω ±10% 1/2w	1		
4-27	R409 R424 R413			Mil RC20GF333K	RESISTOR, Fixed composition, 33K, ±10% 1/2 w	3		
4-28	R429			Mil RC42GF101J	RESISTOR, Fixed composition, 100Ω ±5% 2 w	1		
4-29	R407 R421			Mil RC20GF473K	RESISTOR, Fixed composition, 47K, ±10% 1/2w	2		
4-30	S401			Centralab PA-2011	SWITCH, Rotary, Non-shorting, 4 pole 2-6 positions	1		
4-31	S402			Micro 2PB11	SWITCH, Pushbutton	1		
4-32	TJ401			Cannon DD-50S	CONNECTOR, Female, 50 pin contact, 5 amp	1		
4-33	X1401			Dialight 103=3502-1211	INDICATOR holder, Dome type, red lens	1		
4-34	XK401 XN401- XN405			Jan TS101PO1	SCCKET, Octal, Mica Filled	6		
4-35				Whitso K-105	KNOB	1		

ITEM NO.,	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.		UNIT PER ASSY.	PROCURE- MENT CODE	UN CO (ES
	NATOR	 		MBC	ASSEMBLY, SWITCHOVER	1		
-1				75~5A		_		
-2	CR501- CR507			G. B. IN1692	DIODE	7		
.3	F501			Bussmann MDA	PUSB, Amp.	1		
.4	1501- 1505			Dialight Cor 656-DC	LAMP, Incandescent, Bayonet Base, 125V	5		
.5	K501- K508			Magnecraft 11HPX-59	RALAY	8		
-6	MV501 MV502	i		Assembly Pro 261-C	METER, Relay, with double adjustable contacts for low and high detection, 1 ma. coil, 60 division scale with 13 major subdivisions marked at alternate major divisions as follows - 0, 20, 40, 60, 80, 100, 120 with 120 at full scale	2		
-7	N501			MEC TN-57	mark. Contacts rated up to 25 ma. dc at 125 vdc. TRANSISTOR NETWORK	1		
-8	P501			Cannon	pilug	1		
	R501			DD-50P Phaostron	RESISTOR, Precision, 14.3K. + 1%, 1/2W	1		
-9				CA4RS-1/2 Phaostron	or IRC equivalent RESISTOR, Precision, 23.9K. + 1%, 1/2W	1		
-10				CA4RS-1/2	or IRC equivalent RESISTOR, Fixed Composition, 2000 ohm	1		
	R503			RC32GF202K	+ 10%, 1W RESISTOR, Fixed Composition, 3300 ohm	1		
-12				MIL RC32GF332K	+ 10%, 1W RESISTOR, Fixed Composition, 470 ohm	2		
-13	R505 R506			MIL RC20GF471K	+ 10%, 1/2 W RESISTOR, Fixed Composition, 1800 ohm	,		
-14	R507			MIL RC32GF182J	RESISTOR, Fixed Composition, 1800 ohm	1		
-15	R508			MIL RC2OGF182K	+ 10%, 1/PW	1		
-16	R509			MIL RC2OGF473K	RESISTOR, Fixed Composition, 47K,			
-17	R510			MIL RC42GF221J	RESISTOR, Fixed Composition, 220 ohm	1		

NO.	REFER. DESIG-	CLASS	STOCK NO.	MFG. AND PART NO.					ī	5 DESCRIPTION	UNIT	PROCURE-	 -
	NATOR	 			1 2	7 7	T		_		PER ASSY.	CODE	
5-18	R511			MIL RC32GF101K			10% 10%			iked Composition, 100 ohm	1		
5-19	R512			Ward Leonard 25F2						iked Wire Wound, 2 ohm or Ohmite equal	1		
5-20	\$ 50 1			Micro 2PB11		SW	1 TC1	н	P	houtton	1		
5-21	XF501			Bussmann HKP		FU	SB	нфL	.DER		1		
5-22	X1501			Dialight Cor 103-3502-121		IN f c	DI C/	A TC	RH	OLDER, Dome Type, Green Lens, onet Lamp	1		
5-23	X1502 X1503		-	Dialight Cor 103-3502-1216		IN!	DI [/	A T C	RH	OLDER, Dome Type, Yellow Lensonet Lamp	, 2		
5-24	XI504 XI505			Dialight Cor 103-3502-121		IN	DIC/ r 5	A TO	RH	OLDER, Dome Type, Red Lens, onet Lamp	2		
5-25	XN501 XK501- XK508			JAN TS101P01		1		1	-	al Mica Pilled	9	:	
5-26				Mil RC42GF331K		RE	S1 5 7	rdR	, fi	x ed composition 330 Ω ±10%, 2 w	1		
				:									
							1						
-1				MEC 72-7B	AS	SEI	вЬ	Y	рþ	WER CONTROL	1		Ì
-2	CR701 - CR709			G. E. IN1695		piф	DΕ	ŀ			9		
-3	DS701 - DS709			Eldema 1CG12-4535		LA	л₽,	N€	on	to Spec. 21C-3864-7	9		
-4	1701-1702			Eldema 1GF-4976		LAN	И₽,	In	cano	descent, (Red)	2		
-5	MV701			Beede E-25		MB:			. 2	NA, (Scale 0-12) Horizontal	1		
-6	P701			Cannon DD-50P		PLI	īd				1		
-7	R701			MIL RC20GF393K		RES	IST	dr	, F	ixed composition, 39K ±10% 1/2W	1		
-8	R702			I.R.C. DCC				1		recision, 54K ±1% 1/2W	1		
-9	R703			I.R.C. DCC						recision, 12K ±1% 1/2W	1		
-10	R704			I.R.C. DCC						recision, 20K ±1% 1/2W	1		
-11	R705			I.R.C. DCC						recision, 85K ±1% 1/2W	1		
-12	R706, R707 R709-R722 R708			MIL RC20GF104K						ixed composition, 100K ±10% 1/2V	1 1		
د	A(1 00			I. R. C. DCC		KES	121	YR	, P	recision, 250K ±1% 1/2W	1		
			j										

ī	2	1	3	4	5	6	7	8
ITEM NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	DESCRIPTION 1 2 3 4 5 6 7	UNIT PER ASSY,	PROCURE- MENT CODE	UNIT COST (EST.)
-14	R723			MIL RC42GF820K	RESISTCR, Fixed composition, 82Ω ±10% 2W	1		
15	S701			Cutler Hammer ST52N	SWITCH, Toggle, DPDT	1		
16	S702			Oak 399655-MF	SWITCH, Retary	1		
-17	XDS701 - XDS709			Eldema 11H-4593	INDICATOR HOLDER	9		
-18			ļ	Whitso K-150	KNOB	1		
-19	}			Eldema 11H-4110	LENS CAP, Translucent)	1		
-20				Eldema 11H-4119	LENS CAP. (Red)	8		

1	2	3		4	5	6	7	8
ITEM NO.	REFER. DESIG- NATOR	CLASS S	NO.	MFG. AND PART NO.	DESCRIPTION 1 2 3 4 5 6 7	UNIT PER ASSY.	PROCURE- MENT CODE	UNIT COST (EST.)
1				McLean 2EB508C	ASSEMBLY, BLOWER	1		

8 -1		MEC 71-8A	ASSEMBLY, Data Line Amplifier	
8-2	C801 C803	Cornell Dubilier PM 4Sl	CAPACITOR, Fixed Mylar, .01\(\mu f\), 400 vdc	2
8-3	C826 C827	Cornell Dubilier PM 4S2	CAPACITOR, Fixed Mylar, .0241, 400 vdc	2
8 - 4	C811- C814	Cornell Dubilier PM4Pl	CAPACITOR, Fixed Mylar, .1\mu f, 400 vdc	4
8-5	C802 C837	Cornell Dubilier PM6D5	CAPACITOR, Fixed Mylar, .005 \(mu i \), 600 vdc	2
8-6	C804 C805 C815	Cornell Dubilier PM2P47	CAPACITOR, Fixed Mylar, .47 μ f, 200 vdc	3
8-7	C824	Cornell Dubilier PM4S5	CAPACITOR, Fixed Mylar, .05μf, 400 vdc	1
8-8	C806	Mil CM-19B-501K	CAPACITOR, Fixed Mica, 500μμf, 500 vdc	1
8-9	C807 C809 C810	Mil GM-19B-202K	CAPACITOR, Fixed Mica, 2000μμf, 500 vdc	3

ITEM	REFER.		STOCK	4 MFG AND	DESCRIPTION .	6	7	8
NO.	DESIG- NATOR	CLASS	NO.	MFG. AND PART NO.	DESCRIPTION 1 2 3 4 5 6 7	PER ASSY.	PROCURE. MENT CODE	UNI1 COS (EST.
-10	C817 - C819 C821 C825 C828			M11 CM-19B-101K	CAPACITOR, Fixed Mica, 100μμt ±10%, 500 vdc	6	CODE	(63).
8-11	C816			Mil CM-19B-501K	CAPACITOR, Fixed Mica, 500 μμf ±10% 500 vdc	1		
8-12	C820			Mil CM-19B=152K	CAPACITOR, Fixed Mica, 1500 μμί, ±10% 500 vd	E 1		
8-13	C829- C831			Mil CM-19B-560K	CAPACITOR, Fixed Mica, 56 $\mu\mu$ f, ±10%, 500 vdc	3		
8-14	C808 C832 C833			Aerovox AEP8J	CAPACITOR, Fixed 40 μf, 450 v, Plug-in	3		
8-15	C834			Aerovox AEP88J	CAPACITOR, Fixed, 40-40\mu f, 450 v, Dual Plug in	1		
3-16	C822			Mil CM-19B≈102K	CAPACITOR, Fixed Mica, 1000 444f, #10% 500vdc	1		
3-17	C823			Mil CM-19B-471K	CAPACITOR, Fixed Mica, 470μμf, ±10% 500 vdc	1		
3-18	C835			Mil GM-19B-470K	CAPACITOR, Fixed Mica, 47μμ1, ±10% 500 vdc	1		
	CR801- CR804 CR809- CR815			Hughes HD6227		11		
	CR816- CR824			G. E. IN1695	DIODE	9		
	CR805- CR808			Pacific Semi-Conductor PC 030	DIODE	4		
-22	801			Bussmann AGC	FUSE, 1 amp	1		
	DS801- DS804			Eldema ICG12-4535	LAMF, Neon to Spec. 21C-3864-7	4		
	L801 L802			UTC MQA-17	INDUCTOR, 10 hy, 7 ma. max.	2		
	L/803			UTC HVC-8	NEUCTOR	1		
	P801			Cannon DD-50P	PLUG. Male, 50 Pin contact, 5 amp. rating	1		
27	R802			Mil RC20GF434J	RESISTOR, Fixed Composition, 430K, ±5% 1/2 w	1		

ITEM	2 REFER.	+	STOCK	4 MFG. AND	5 DESCRIPTION	UNIT	PROCURE	8 UNIT
NO.	DESIG- NATOR	L	NO.	PART NO.	1 2 3 4 5 6 7	PER ASSY.	PROCURE- MENT CODE	COST (EST.)
8-28	R803 R809 R811 R820 R821			Mil RC20GF244J	RESISTOR, Fixed composition, 240K, ±5% 1/2 w	5	CODE	
8-29				Mil RC20GF104K	RESISTOR, Fixed Composition, 100K, ±10% 1/2 w	17		
8-30	R806 R830 R859			Mil RC20GF563K	RESISTOR, Fixed Composition, 56K, ±10%, 1/2 w	3		
8-31	R807 R862 R865			Mil RC20GF124K	RESISTOR, Fixed composition, 120K, ±10% 1/2 w	3		
	• .							
8-32	R815 R819			Mil RC20GF224K	RESISTOR, Fixed composition, 220K, ±10% 1/2 w	2	1	
8-33	R816			Mil RC20GF102K	RESISTOR, Fixed composition, 1K ±10% 1/2 w	1		
8-34	R817 R818 R833 R868 R869 R871			Mil RC20GF624J	RESISTOR, Fixed composition, 62K ±5% 1/2 w	6		
8-35	R828 R839 R845 R851			Mil RC20GF204J	RESIST OR, Fixed composition, 200K, ±5% 1/2 w	4		
8-36	R832 R838 R844 R850 R863 R864 R867 R870			Mil RC20GF624J	RESISTOR, Fixed composition, 620 K ±5% 1/2 w	9		
8-37	R855			Mil RC20GF824K	RESISTOR, Fixed composition, 820K ±10% 1/2 w	1		

1	2		3	4	5 DESCRIPTION	UNIT	7 PROCURE-	UNI
NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	2 3 4 5 6 7	PER ASSY.	MENT CODE	COS (EST.
-38	R857			Mil RC20GF333K	RESISTOR, Fixed composition, 33K ±10%, 1/2 w	1		
-39	R810			Mil RC20GF202J	RESISTOR, Fixed composition 2K, ±5% 1/2 w	1		
-40	R808 R856 R858			Mil RC20GF105K	RESISTOR, Fixed composition, 1M ±10% 1/2 w	3		
-4 1	R824 R827			Mil RC20GF124K	RESISTOR, Fixed composition, 1.2M, ±10% 1/2 w	2		
-4 2	R860			Mil RC20GF222K	RESISTOR, Fixed composition, 2.2K, ±10% 1/2 w	1		
-43	R814			Mil RC42GF222K	RESISTOR, Fixed composition, 2.2K, ±10% 2 w	1		
3-44	R840 R841 R846 R847 R852 R853			Mil RC42GF433J	RESISTOR, Fixed composition, 43K, ±5%, 2 w	6		
3-45	R842			Mil RC20GF205J	RESISTOR, Fixed composition, 2M, ±5% 1/2 w	1		
-46	R873 R874			Mil RC42GF101K	RESISTOR, Fixed composition 100Ω ±10% 2W	2		
	R879			Mil RC42GF511J Ward Leonard	RESISTOR, Fixed composition, 510Ω ±5% 2 w	1 1		
8-48	R875			Ward Leonard 10F8000	RESISTOR, Fixed, wire wound 8K, 10w	1		
8-49	R878			Ward Leonard 10F3000	RESISTOR, Fixed, wire wound 3K, 10w	1		
8-50	R876			Mil RC42GF202J	RESISTOR, Fixed composition, 2K, ±5%, 2 w	1		
8-51	R849 R843			Allen Bradley JAIL 040S2550	POTENTIOMETER, 2.5M 2w, Linear Taper	2		
8-52	R822			Allen Bradley JAIL040S503UC	POTENTIOMETER, 50K, 2w, Linear Taper	1		
8-53	R801			Allen Bradley JAIL040S104UC	POTENTIOMETER, 100K, 2W Linear taper	1		
8-54	R804			Mil RC20GF271K	RESISTOR, Fixed Composition 270Ω ±10% 1/2 w	1		ļ
8-55	R812			Mil RC20GF432K	RESISTOR, Fixed composition, 4.3K, ±10% 1/2 w	1		
8 - 5 (R813			Mil RC20GF473K	RESISTOR, Fixed composition, 47K, ±10% 1/2 w	1		
8-57	R848			Mil RC20GF105J	RESISTOR, Fixed composition, 1M, ±5% 1/2 w	1		
	R882			Mil	RESISTOR, Fixed composition, 43K, ±10% 1/2 w	١,		

ITEM NO.	REFER. DESIG-	CLASS	STOCK NO.	MFG. AND PART NO.	DESCRIPTION	UNIT PER	PROCURE- MENT
	NATOR	-			1 2 3 4 5 6 7	ASSY.	CODE
6-17	N601 N603 N604 N611 N612 N616 - N618			MEC TN-138B	TRANSISTOR, Network	8	
6-18	N602			MEC TN-150	TRANSISTOR Network	1	
6-19	N605 N613 - N615			MEC TN-58	TRANSISTOR Network	4	
6-20	N606	:		MEC TN-130B	TRANSISTOR Network	1	
6-21	N607- N610			MEC TN-28	TRANSISTOR Network	4	
6 –22	P601			Cannon DD-50P	PLUC, Male, 50 Pin contact, 5 amp. rating	1	
6-23	R601			Mil RC20GF102K	RESISTOR fixed composition, $1000\Omega \pm 10\%$, $1/2 \text{ w}$	1	
6-24	R604 R606 R615 R627 R629 R636 R638 R641 R643			Mil RC20GF103K Mil	RESISTOR, Fixed Composition, 10K, ±10% 1/2 w	10	
	R610 R611 R651			RC20GF182K	1/2 w	•	
6-26	R605 R613 R614 R618 R621 R624 R628 R621 R624 R628 R631 R637 R639 R642 R644 R646 R647			Mil RC20GF472K	RESIST OR, Fixed Composition, 4700Ω ±10% 1/2 w	16	

1	2		3	4	5	6	7
ITEM NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	DESCRIPTION 1 2 3 4 5 6 7	UNIT PER ASSY.	PROCURE- MENT CODE
4-1				MEC 165-4C	ASSEMBLY, FOWER SUPPLY	1	
4-2	C401 C402 C421-C423			Mallory 20-71937	CAPACIFOR, Computer Grade, 4000\(\mu\)f 60 vdc, 2-1/16 x 4-1/2, Alum. can with acetate sleeve.	5	
4-3	C403 C425 C443 C444			Cornell Dubilio	r CAPACITOR, Fixed, Mylar, .01μf 400 vdc	4	
4-4	C424			Cornell Dubilie PM4Pl	r CAPACITOR, Fixed, Mylar, .14f 400 vdc	1	
4-5	C404 C426			Fansteel F308-1	CAPACITOR, Blu-cap, 100\(\mu f\) 30 vdc	2	
4-6	C441 C442			Mallory 20-71855	CAPACITOR, Computer Grade, 2000 \(\mu \) 100 vdc, 2-1/16 x 4-1/2 Alum. can with acetate sleeve.	2	
4-7	C445			Fansteel F316-1	CAPACITOR, Blu-cap, 30με 100 vdc	1	
4-8	CR401 CR421			G.E. 4JA211AB1AC2	RECTIFIER	3	
4-9	CR402 CR422			International Rectifier IN1519	DIODE, Zerier (124.7)	2	E E
4-10	CR442			International Rectifier IN1524	DIODE, Zener (1Z12)	1	
4-11	F401 F403			Bussmann AGC	FUSE 1 Amp	2	
4-12	F402			Bussmann AGC	FUSE, 3 Amp	1	
4-13	F404			Bussmann MDX	FUSE, Fusetron, Slo-Blow, 3 Amp.	1	
4-14	P401			Cannon DD-50P	PLUC	1	
4-15	Q423 Q442			Delco 2N553	TRANSISTOR, (Mount with Parts #100 & #101)	2	
4-16	Q401 Q421 Q441 Q422			Delco 2N443	TRANSISTOR, (Lug type Leads)	4	
4-17	Q402 Q403 Q424 Q443			G. E. 2N525	TRANSISTOR	4	
4-18	Q404 Q425 Q444			Sylvania 2N377A	TRANSISTOR	3	
4-19	R401, R402 R421A R421B R441 R442			Ward Leonard		6	
4-20	R403 R443			Ward Leonard		2	
4-21	R404 R425 R444			MIL RC42GF102K	RESISTOR, Fixed composition, 1K ±10% 2W	3.	

Ď

	2		3	4	DESCRIPTION	UNIT	PROCURE
NO.	REFER. DESIG-	CLASS	STOCK NO.	MFG. AND PART NO.	DESCRIPTION 1 2 3 4 5 6 7	PER ASSY.	MENT CODE
	NATOR	 	 				
-22	R405			MIL RC42GF151K	RESISTOR, Fixed composition, 150Ω ±10% 2W	1	,
-23	R406			MIL RC20GF681K	RESISTOR, Fixed composition, 680Ω ±10% 1/2W	1	
-24	R407 R428			MIL, RC20GF101K	RESISTOR, Fixed composition, 100Ω ±10% 1/2W	3	
4-25	R447 R408			MIL RC20GF122K	RESISTOR, Fixed composition, 1.2K ±10% 1/2W	1	
4-26	R409 R430			MIL RC20GF822K	RESISTOR, Fixed composition, 8.2K ±10% 1/2W	3	
4-27	R449 R410 R431			MIL RC20GF621J	RESISTOR, Fixed composition, 620Ω ±5% 1/2W	3	
4-28	R450 R411			MIL	RESISTOR, Fixed composition, 4.7K ±10% 1/2W	2	
4-29	R432 R412			RC20GF472K MIL	RESISTOR, Fixed composition, 120Ω ±10% 1W	1	
4-30	R414			RC32GF121K Chicago Tel.	POTENTIOMETER, 250 2W	2	
4-31	R435 R415			RAZOLASB250A MIL RC32GF820J	RESISTOR, Fixed composition, 82Ω ±5% 1W	1	
4-32	R413			MIL RC42GF131J	RESISTOR, Fixed composition, 130Ω ±5% 2W	1	
4-33	R422			Ward Leonard	RESISTOR, Fixed, Wire wound, 1Ω 10W	1	
4-34	R423 R424			Ward Leonard	RESISTOR, Fixed, Wire wound, 2Ω 10W	2	
	į.	1	1	1	1 1 1 1 1 1 1	ļ	1
4-35	R426 R437			Ward Leonard 10F150	RESISTOR, Fixed, Wire wound, 150Ω 10W	2	
4-36	R427 R446			MIL RC32GF681K	RESISTOR, Fixed composition, 680Ω ±10% 1W	2	
4-37	R429 R448			MIL RC32GF122K	RESISTOR, Fixed composition, 1.2K ±10% 1W	2	
4-38	R433 R416			MIL RC42GF271K	RESISTOR, Fixed composition, 270Ω ±10% 2W	2	
4-39	R436			MIL RC32GF510J	RESISTOR, Fixed composition, 51Ω ±5% 1W	1	
4-40	R434			MIL RC42GF181J	RESISTOR, Fixed composition, 180Ω ±5% 2W	1	
	R451			MIL RC42GF302J	RESISTOR, Fixed composition, 3K ±5% 2W	1	
4-42	R453			Allen Bradley JLU-1011 or JA1L040S101U		1	
4-43	R454			MIL RC42GF272J	RESISTOR, Fixed composition, 2.7K ±5% 2W	1	
4-44	R455			Ward Leonard 5X500	RESISTOR, Fixed, Axiohm, 500Ω 5W	1	
4-45	R452			MIL RC32GF561J	RESISTOR, Fixed composition, 560Ω ±5% 1W	1	
	R445			Ward Leonard 10F250		1	
4-47	T401			TTI 5486	TRANSFORMER	1	

1	2		3	4	i							5	· ·	6	7
NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	,	2	3	4	5	6		ESCRIPTION		UNIT PER ASSY.	PROCURE MENT CODE
-48	TJ401- TJ404	; ;		H, H, Smith 221			JA	СК		11d	et	Banana (Black)		4	
-49	XF401- XF404			Bussmann HKP			FU	SE	на	LE	ER			4	

CHAPTER VIII

WIRE LIST

Colin Devinication Size Colon Devinication Colin Devinication D	DRAWN		DATE APPROVED FOR MFG.		71.0			DRAWN		DATE APPROVED FOR MFG.		1300		
Participate Application Participate	CHECKED			-		> 2		CHECKEL				٦,		
MANIFEMBER CARE DEKNIFCATION SIZE CASE MANIFEMBER CARE DEKNIFCATION SIZE CASE CASE DEKNIFCATION SIZE CASE CASE DEKNIFCATION SIZE CASE CASE DEKNIFCATION SIZE CASE CASE DESCRIPTION SIZE CASE DESCRIPTION SIZE CASE DESCRIPTION SIZE CASE DESCRIPTION SIZE CASE CASE CASE DESCRIPTION SIZE CASE CASE DESCRIPTION SIZE CASE CASE DESCRIPTION SIZE CASE CASE DESCRIPTION SIZE CASE	REVIEWE							REVIEWE		VISIONS		THE		
1	N Sign	REFERENCE XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	PAGE DEGRINKATION		IDENTIFICATION	WIRE SIZE	CO108	N K	REFERENCE AFRAMMAK	PAGE RESTRATIVEN	CABLE	IDENTIFICATION	WIRE SIZE	COLOR
10		Ιŕ	4		м				DP1	4		Plug	•	-
13 8 Dura plug 73 14 10 Duri Line Applifer #4 Dura plug 73 15 Line Applifer #4 Dura plug 73 16 Control Charis #1 P		32	•		ы				DP2	42		Dummy Plug #2		
10 Dute Line Applition 24 Dues Plug 34 Dues Plug 34 12 Control Chassis 27 Plug 45 Dute Line 21 Input Conn. 13 16 Control Chassis 23 Plug 46 Dute Line 22 Input Conn. 15 Control Chassis 23 Plug 46 Dute Line 22 Input Conn. 16 Control Chassis 24 Plug 46 Dute Line 22 Input Conn. 17 16 Control Chassis 24 Plug 46 Dute Line 23 Input Conn. 18 24 Power Control Chassis 24 Plug 46 Dute Line 24 Input Conn. 19 25 Duel 17 Bit S.R. 24 Plug 46 Dute Line 24 Input Conn. 19 30 Duel 17 Bit S.R. 24 Plug 46 Plug 47 Plug 48 19 30 Duel 17 Bit S.R. 24 Plug 49 Plug 49 10 31 Power Supply (3) Plug 50 Plu		55	80		н				DP3	43		Dummy Plug #3		
12 Control Chairis #2 P1 45 Diris Line #1 Japut Conn. 14 Control Chairis #2 P2 46 Diris Line #2 Japut Conn. 15 Control Chairis #3 P4 46 Diris Line #3 Japut Conn. 16 Control Chairis #4 P4 46 Diris Line #4 Japut Conn. 17 16 Control Chairis #4 P4 46 Diris Line #4 Japut Conn. 18 24 Park Fillowing #4 P7 Si Recording Output #3 13 26 Dirit T Bit S. R. #2 P6 Si Recording Output #3 14 30 Dirit T Bit S. R. #3 P7 Si Recording Output #4 15 34 Park Supply (A) Park Supply (A) P6 Si Park Pinjable Lamp 16 39 Park T Japut Connector (A) P7 Si Park Pinjable Lamp 19 39 Output Connector (A) P7 Si Park Pinjable Lamp 19 39 Output Connector (A) P7 Si Park Pinjable Lamp 19 39 Output Connector (B) P7 Si P4 P4 P4 19 39 Output Connector (B) P7 Si P4 P4 P4 P4 19 39 Output Connector (B) P7 Si P4 P4 P4 P4 P4 P4 19 30 Output Connector (B) P7 Si P4 P4 P4 P4 P4 P4 P4 P		14	10		H				DP4	44		Plug		
14 Control Chansis #2 P2 46 Data Line #2 Input Conn. 15 Control Chansis #3 P2 47 Data Line #3 Input Conn. 16 Control Chansis #4 P4 48 Data Line #3 Input Conn. 18 Control Chansis #4 P4 48 Data Line #3 Input Conn. 19 24 Power Saltchover P5 47 Data Line #3 Input Conn. 10 24 Power Control Chansis #4 P5 50 Recording Output #2 11 24 Power Control But 17 Bit S.R. #3 P7 51 Recording Output #3 11 36 Data 17 Bit S.R. #4 L2 54 Teqt. Flayback Lamp 11 36 Power Supply (A) P6 50 Recording Output #4 12 34 Power Supply (A) P6 50 Recording Output #4 13 36 Power Supply (A) P6 50 Recording Output #4 14 30 Data 17 Bit S.R. #4 L2 54 Teqt. Flayback Lamp 15 36 Power Supply (A) P6 Feet Management of the flay Recording Output #4 16 34 Power Supply (A) P6 Feet Flower Consequence (B) 17 36 Power Supply (A) P6 Feet Management of the flay Recording Output #4 18 36 Power Supply (A) P6 Feet Management of the flay Ma		35	12		Control Chassis #1				P.I	45		Data Line #1 Input Conn.		
15 16 Control Channis # 43 Dais Line # 3 Input Conn. 18 18 Control Channis # 4 46 Dais Line # 4 Input Conn. 19 22 Control Channis # 4 46 Dais Line # 4 Input Conn. 19 22 Control Channis # 4 46 Dais Line # 4 Input Conn. 19 24 Power Control Ph 50 Recording Output # 2 19 26 Dais 17 Bit S. R. # 1 Ph 53 Recording Output # 3 19 36 Dais 17 Bit S. R. # 3 Li S3 Recording Output # 4 19 36 Dais 17 Bit S. R. # 3 Li S3 Power Available Lamp 19 36 Power Supply (A) Ph S4 Teqt Bisyback Lamp 19 39 Output Connector (B) Dais District Connector (Connector (36	14						P2	46		Line #2 Input		
18 18 Power Switchwest Secretary Power Control Chassis #4 Power Ch		37	16		Control Chassis #3				P3	47		Line #3 Input		
190 220 Prover Salicidover Provest Control Provest Contr		38	18		Control Chassis #4				P4	48		# 4		
11 24 Power Control Po		9 5 910	20 22						P5	49		Output		
112 26 Dual 17 Bit S. R. #1 PF 51 Recording Output #4 113 28 Dual 17 Bit S. R. #2 PF 52 Recording Output #4 114 30 Dual 17 Bit S. R. #3 L1 53 Power Available Lamp 115 32 Power Supply (A) 117 36 Power Supply (B) 119 39 Output Connector (A) 119 39 Output Connector (B) 120 40 Output Connector (B) 130 WIRE LIST A TALLA 6 CORPORATION 140 Author A TALLA CORPORATION 151 A TALLA 6 CORPORATION 152 A TALLA 6 CORPORATION 153 A TALLA 6 CORPORATION 154 Becording Output #4 155 Power Available Lamp 156 S4 Test Right Capporation 157 A TALLA 6 CORPORATION 158 A TALLA 6 CORPORATION 159 A TALLA 6 CORPORATION 150 A T		111	24		Power Control				P6	20		Output		
113 28		112	56		S. R. #				P.7	51				
114 30 Dual 17 Bit S. B. #3 L2 54 Test Blayback Lamp 115 32 Dual 17 Bit S. B. #4 L2 54 Test Blayback Lamp 116 34 Power Supply (A) 117 36 Power Supply (B) 118 38 Power Input Connector (A) 119 39 Output Connector (B) 120 40 Output Connector (B) 120 40 Output CORPORATION MIGO ELECTRONIC CORPORATION MAIGO ELECTRONIC CORPORATION MAIGH MAIGO ELECTRONIC CORPORATION MAIGH MAIGO		113	28	·	17 Bit S.R. #				B 8	52				
115 32 Dual 17 Bit S.R. #4 L2 54 Teqt Bjlayback Leap 116 34 Power Supply (A) 117 36 Power Supply (B) 118 38 Power Input Connector (A) 119 39 Output Connector (A) 120 40 Output Connector (B) 120 A0 Output Connector (B) 120 WIRE LIST A TSWLIA 120 WIRE LIST A WIRE LIST 120 WIRE LIST WIRE LIST		314	30		S. B. #				-	53		Power Available Lamp		
116 34 Power Supply (A)		315	32	_,	Dual 17 Bit S.R. #4				r5	54		Test Blayback Lamp		
117 36 Power Supply (B)		316	34		Power Supply (A)									
118 38 Power Input Connector (A)		111	36		Power Supply (B)									
319 39 Output Connector (A) 320 40 Output Connector (B) MIGO ELECTRONIC CORPORATION MIGO ELECTRONIC CORPORATION NOTES. WIRE LIST A 75WL1A A7 TSWL1A A7 TSWL1A A7 TSWL1A A7 TSWL1A A 75WL1A		918	38		Power Input Connector									
MILGO ELECTRONIC CORPORATION MILGO ELECTRONIC CORPORATION MILGO ELECTRONIC CORPORATION NOTES. WIRE LIST A 75 MLD A 7		916	39		_									
MILGO ELECTRONIC CORPORATION NOTES: MILGO ELECTRONIC CORPORATION NOTES: MILGO ELECTRONIC CORPORATION NOTES: MILGO ELECTRONIC CORPORATION NOTES: WIRE LIST A 75 WLIA A 75 WLI		120	40		•									
MILGO ELECTRONIC CORPORATION MILGO ELECTRONIC CORPORATION MARIA 17, FLORIDA MARMA 47, FLORIDA MARMA 47, FLORIDA WIRE LIST A 15 WL1 A WHERE LI									-					
MILGO ELECTRONIC CORPORATION NOTES: MILGO ELECT						- -								
MILGO ELECTRONIC CORPORATION MILGO			-	<u>.</u>										
MILGO ELECTRONIC CORPORATION MILGO ELECTRONIC CORPORATION NOTES: MILGO ELECTRONIC CORPORATION MILGO ELECTRONIC CORPORATION														
WIRE LIST A 75WLIA WIRE LIST A 75WLIA SHEETS					O SINGALIS COMM	PPOPATIO						MIGO FIECTRONIC COR	RPORATIC	z
A 75WLIA WIRE LIST A CONTINUE AND SHEETS OF SHEETS	ğ	ES			MILO ELECTRONIC CO	DA			ËŜ			MIAMI 47, FLORID	¥0	
							"					LIST	LIA Q	

CHECKED			INDEX	X	CHECKED	L				1	
	REVISIONS 1				REVIEWED		REVISIONS (1)		DATA LINE	LINE AMPLIFIER	IER
WIRE REFERENCE NO. MENNINAL	PAGE BESTAVANON	CABLE	IDENTIFICATION	WIRE SIZE	WIRE COLOR NO.	E TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE SIZE	COLOR
						-					
-85V Buss	55		-85V Distribution			8					
-20V Buss	56		-20V Distribution			ю.					
OV Buss	57		OV Distribution			4					
+12V Buss	58		+12V Distribution			s,	-				
F1	29		Line Fuse			•					-
SI	09		Line Switch			1	J5-3	81	1KC Output	22	88
TB1	19	-	A.C. Terminal Board			•					
BWR	62		Blower			•	J5-2	81	EOW Output	22	0
\$11	63		Operate Simulate Switch			10					
\$12	64		Operate Simulate Switch			11					
\$13	9		Operate Simulate Switch			12					
\$14	99		Operate Simulate Switch			13	J5-1	81	Data Output	22	9
						11					
						15	S11 - A2	2	Input To DLA	•	
						16					
						11	Sn -82	7	Input To DLARET.	•	
						18					
						19					
NOTE			9 (4.			70					
	Cable # 2 is	Signal Cable	Cable			21					
						22					
						23					
	_					24					
						25					
NOTES:			MILGO ELECTRONIC CORPORATION	RPORATIO	<u> </u>	NOTES: *RG-17	TES: *RG-174/U Coax,		MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA	RPORATIO IDA	z
			A 75WL1A	14		one end.	n coax snield	at only	WIRE LIST A 75WLIA	LIA	į

DRAWN	-								MAAN	-			<u></u>			
CHECKED	g	משונ שוניים במיים ומי שוני		}		JI		•	CHECKED		DATE APPROVED FOR MFG	ڼ		J.2		
REVIEWED	ĘĐ.	REVISIONS			DAT	TA LINE AMPLIFIER	AMPLIFII	ER #1	REVIEWED		REVISIONS 1			DATA LINE AMPLIFIER 	AMPLIFI	ER
Ž Š O	TERMINAL	A DESTINATION		CABLE	IDENTIFICATION	ž	WIRE	80100	× N O S O	TERMINAL	DESTINATION	CABLE	IDENTIL	IDENTIFICATION	WIRE	COLOR
	26									-						
	22									~						
	28		·· <u>·</u> ·····							m						
	29	-								4						
	30									'n						
	31		.							9						
	32									. ~	J6-3	2	1KC Output		2.5	tt.
	33									- 00	,	1]	<u> </u>
	34	J 2 -34		-	AC Switched		18*	S-M	-	· ·	16.2	^	W CF	•	ç	C
	35									, 0	j 	J	di.	4	1	>
	36						7			? =				ge in a linear		
	37	1 12 -36		1	AC Common		18*	>		: 2						
	38	J11-22			-250V		22	>		7. [16-1	^	Data Outmut			C
	39	J11-18		1	+250V	-	22	# - B		4.		ı 		•	:)
	40						-			. 15	S12-A2	2	Input To DLA	Ą.	*	
	41									16			4	******		
-	42									17	S12-B2	7	Input To DLA	LA RET.	#	
	43				,					18			1			
	44									19						
	45	0V-14		-	Δ0		50	BK		50						
	46] P5 -2	 .	2	Recorder Return		22			21						
	47	·								22						
	48	- ,								23				• • • • • • • • • • • • • • • • • • • •	•	
	49	P5 -1		2	Output to Record	der	*			24						
	20	CH 6nd			Chassis Ground					52						
NOTES	* ,	8 Twisted P	air		MILGO ELECTR	10	PORATION	7	NOI	ES: *RG -174	/U Coax,		MILGO	MILGO ELECTRONIC CORPORATION	PORATION	
Gro	#- RG-1/4/ Ground each coax one end.	RG-174/U Coax, ch coax shield at only	ı, ı at c		WIRE LIST	A 75WL1A	1A o	Ę	5 8 	round cacin	Ground each coax Shield at only one end.	nly	WIRE L	LIST A 75W	75 W L 1 A	
						7								SHEET	5	SHEETS

COLOR

BR

Part	DRAWN				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			DRAWN	-					
Sevendoss	CHECKED		SATE APPROVED FOR MA	, ,	12			CHECKED	1	IL APPROVED FOR MIC			J3	
Teaching Destrictation Teaching Teaching Destrictation Teaching Teaching Destrictation Teaching Teach	REVIEWED		EVISIONS		LINE		#2	REVIEWED	R					
11-34 1	N S	TERMINAL	DESTINATION	CABLE	IDENTIFICATION		CO108	1	RMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE SIZE	COLOR
11-34 1 AC SWItched 180 W-S 9 17-2 2 INC Output 22 13-34 1 AC SWItched 180 W-S 10 17-2 2 EON Output 22 13-36 1 AC Common 180 W-S 11 11-13 1 -2507 22 Y-B 14 15 15 22 Y-B 15 22 Y-B 14 15 22 Y-B 15 2		26							1					
11-34 1		27							7					
11-34 1		28			٠				က					
11-34 1		29							4					
11-34 1 AC SMILLDRA 180 18-5 9 17-2 2 INC Output 22 13-34 1 AC SMILLDRA 180 18-5 10 10 10 10 10 10 10 1		30							ın					
11-34 1 AC Switched 180 W-S 9 37-2 2 EON Output 22 13-34 1 AC Switched 180 W-S 190 37-2 2 EON Output 22 13-34 1 AC Smiched 180 W-S 190 37-2 2 EON Output 22 13-34 1 AC Common 180 W-S 190 37-2 2 EON Output 22 13-35 1 AC Common 180 W-S 190 37-1 2 Data Output 22 13-36 1 AC Common 22 W-R 19 37-1 2 Data Output 22 13-36 1 AC Common 22 W-R 19 37-1 2 Data Output 22 13-36 1 AC Common 22 W-R 19 37-1 2 Data Output 22 13-36 1 AC Common 22 W-R 19 37-1 2 Data Output 22 13-36 1 AC Common 22 W-R 19 37-1 2 Data Output 22 13-36 1 AC Common 22 W-R 19 AC Common AC		31							9					
11-34 1 AC Switched 18th W-S 9 17-2 2 EOW Output 22 11-37 1 AC Common 18th W 11 11-38 1 AC Common 18th W 12 11-39 1 AC Common 18th W 12 11-10 1 +250V 22 W-R 14 11-110 1 +250V 22 W-R 14 11-12 1 +250V 22 W-R 14 11-13 1 +250V 22 W-R 14 11-14 1 +250V 22 W-R 14 11-15 1 +250V 22 W-R 14 11-16 1 +250V 22 W-R 14 11-17 1313-82 2 Input Io DLA REIT 10 10 10 10 10 10 10		32							~	J7-3	2		13	BR
11-34 1 AC Switched 180 W-S 10 17-2 2 EON Output 22 11-23 1 AC Common 180 W-S 11 11 2 11 2 11 2 11 2 1 2 2		33							80					
13-34 1 AC Switched 180 W 11 11 12 13 14 18 18 19 11 11 13 14 18 18 19 19 19 19 19 19		34	J1-34	-	AC Switched	-	1 -S		6	J7-2	61	EOW Output	; ;	
11-23 1 AC Common 18* W 11 12 12 13 17-1 2 Data Output 22 Y 13 Data Output 22 Y Data Output 23 Data Output 24 Data Output 25 Data Out		35	13-34	-	AC Switched		S-#		10					
131-36 1		36	11-37	-	AC Common	18.			11				<u></u>	
111-23 1 -250V 22 W-R		37	13-36		AC Common	18	-		12					
111-19 1		38	J11-23	1	-250V		—	·	13	J7-1	2	Data Output	13	و
15 513-A2 2 Input To DLA REI. 16 16 17 513-B2 2 Input To DLA REI. 19 19 19 19 19 19 19 1		39	J111-19	7	+250V		84 =		7					
1		40	,. <u>, , , , , , , , , , , , , , , , , , ,</u>						13	S13-A2	67	Input To DLA	•	
17 513-B2 2 Input To DLA RET. 19 19 19 19 19 19 19 1		7	·				,		16					
OV-15 1 OV 20 BK 20 19 19 19 19 22 BK 21 22 BK 21 22 23 24 24 25 25 24 25 25 25		42	· · · · · · · · · · · · · · · · · · ·				.		17	S13-B2	င၊	DLA	•	
0V-15 1 0V 20 BK 20 E E 20 E E E E E E E E E		43							18					
04-15 1 04 20 BK 20 BK 21 22 BK 21 22 22 23 24 24 25 24 25 24 25 24 25 24 25 24 25 25		44							19				- <u>-</u>	
P6-2 2 Recorder Return 22 BK 21 22 22 23 24 24 25 24 25 24 25 25		45	0V-15	7	0.0		M		20				·	
P6-1 2 Output to Recorder # 24 Ch. Gnd. Chassis Ground Twisted Pair MilGO ELECTRONIC CORPORATION NOTES: *RG-174/U Coax, Ground each coax shield at only WIRE LIST A 75WLIA one end.		46	P6-2	8	Recorder Return		BK		21					
P6-1 2 Output to Recorder # 24 Ch. Gad. Chassis Ground Twisted Pair MILGO ELECTRONIC CORPORATION NOTES: *RG-174/U Coax, Ground each coax shield at only WIRE LIST A 75WLIA one end.		47							22					·
Ch. Gad. MIGO ELECTRONIC CORPORATION Inisted Pair MIGO ELECTRONIC CORPORATION MAIGO ELECTRONIC CORPORATION Ground each coax shield at only MIGO ELECTRONIC CORPORATION MAMMI 47. FLORIDA Ground each coax shield at only MIRE LIST A TSWLIA One end.		48							23					
Ch. Gad. Constell at only Ch. Gad. Ch. Gad. Constant Corporation Constant Corporation Constant Constant Corporation Constant Constant Corporation Constant Constant Corporation Constant Constant Corporation Ch. Gad. Ch. Constant Corporation Ch. Cons		49	P6-1	71	Output to Recorder	#			24					
Twisted Pair MIGO ELECTRONIC CORPORATION Twisted Pair MIGO ELECTRONIC CORPORATION Twisted Pair MIGO ELECTRONIC CORPORATION Ground each coax shield at only One end. WIRE LIST A 75WLIA One end.		20	Ch. Gnd.		Chassis Ground				25			,		
174/U Coax shield at only WIRE LIST A 75WLIA Coax shield at only WIRE LIST A 75WLIA	Į O Z		Twisted Pair		MILGO ELECTRONIC CO	RPORATION		NOTES	*RG-174	T Coax,		MILGO ELECTRONIC	CORPORATIC	Z
	erc	#- RG-1 und each	74/U Coax coax shield	at only	WIRE LIST A 75WL	LIA	9	0 10 0	nd.	nturus XBO	(T no 1)	WIRE LIST A	75WL1A	3

CABLE IDENTIFICATION WIRE COLOR NO. TERMINAL 1	DRAWN		DATE APPROVED FOR MFG		1000		DRAWN		DATE APPROVED FOR MEG			,	
Telemonal Destination Tele	CHECKED				ارت	73	CHECKED				DATA	LIN	IER
Teaminal Destination Cabe Destinication SSE Cabe Cabe Cabe Destinication SSE Cabe	REVIEWE		REVISIONS		LINE	L	REVIEWED						
12-35 1 AC SMILEDAR 19 19 19 19 19 19 19 1	WIRE O	TERMINAL		CABLE	IDENTIFICATION		NO.	TERMINAL	DESTINATION	CABLE	IDENTIFICATION		
12-35 1 AC Switched 18 19 19 19 19 19 19 19		26						1					
12-35 1 AC Switched 180 18		27						7					
12-25 1		28						က					
12-25 1		29						4				me stage on e mod	
12-35 1 AC Smitched 180 18		30						ıл					
13-35 1 AC Switched 16* 16		31						9	·				
12-35 1 AC Switched 18* N-5 9 18-2 2 EON Output 22		32						7	38-3	2	1KC Output	22	88
12-35 1 AC Switched 18° 18° 19° 18° 19° 18° 19° 18° 19° 18° 19° 18° 19° 18° 11° 18° 11° 18		33						80					
11 12 12 13 14 15 15 15 15 15 15 15		34	J2-35		AC Switched			6	J8-2	¢١	EOW Output	22	0
11-24 1 AC Common 180 M 12 12 13 14-36 1 AC Common 180 M 12 13 130-11 2 131-24 1 -250V 22 M-R 14 14 14 15 14-A2 2 Input To DLA 2 1 1 1 1 1 1 1 1 1		35	34-34	-4	AC Switched			10					
11-24 1 - 250v 22		36	J2-37	-	AC Common			1.1					
111-24 11 -250V 22 N-R 14 15 19 15 19 15 19 15 19 15 19 15 15		37	34-36	-	AC COMBOB			12				<u> </u>	<u> </u>
111-20 1 +250V 22 W-R 14 15 514-A2 2 Input To DLA 15 16 17 514-B2 2 Input To DLA 17 17 19 19 19 19 19 19		38	J11-24		-250V			13	18-1	63	Data Output	13	9
15 514-A2 2 Input To DLA RET= 16 17 514-B2 2 Input to DLA RET= 19 19 19 19 19 19 19 1		39	J11-20	-	+250V			71					
16 16 17 19 19 19 19 19 19 19		40						13	514-42	2	Ιo	•	
17 514-B2 2 Input to DLA RET= 19 19 19 19 19 19 19 1	•	41						16				-	
19 19 19 19 19 19 19 19		42						1.7	S14-B2	8	to DLA	*	
19 19 19 20 19 20 20 20 20 20 20 20 2		43						18					
P7-2 Recorder Return 20 BK 21 22 22 22 23 24 24 25 24 25 24 25 25		44						19					
P7-2 2 Recorder Return 22 BK 21 22 23 24 24 24 25 25 25 25 25		45	0.4-7	-	Λ0			20					
P7-1 2 Output to Recorder # 24 Ch. 6nd. Chassis Ground Ch. 6nd. Chassis Ground Ch. 6nd. Chassis Ground Ch. 6nd. Chassis Ground Ch. 6nd. MIGO ELECTRONIC CORPORATION MIGO ELECTRONIC CORPORATION MIGO ELECTRONIC CORPORATION Ground each coax shield at only WIRE LIST A 75ML1A WIRE LIST A 75ML1A		46	P7-2	8	Recorder Return			21					
Ch. Gnd. Ch.		47						22					
Ch. 6nd. Chassis Ground The Twisted Pair MIGO ELECTRONIC CORPORATION RG-174/U Coax MIGO ELECTRONIC CORPORATION Ground each coax shield at only WIRE LIST A 75WL1A		48						23					
Ch. 6nd. Ch. 6n		49	P7-1	7	Output to Recorder	*		24				,,	······································
RG-174/U Coax Shield at only WIRE LIST A 75WL1A (1) one end (2000) WIR		20	Ch. Gnd.		Chassis Ground			25					
ach coax shield at only WIRE LIST A 75WLIA One end WIRE LIST A 75WLIA	NOT	ES: * # 18 ;	Twisted Pair		MILGO ELECTRONIC C	ORPORATION	NOTES	*RG-174/	1		MILGO ELECTRO	NIC CORPORAT	NOI
	Gro	ach hach	oax shield at	: only		SWLIA		end			WIRE LIST	A 75WL1A	

	ď	DATE APPROVED FOR MFG.	ي.	10 mm	4				DATE APPROVED FOR MFG.		
CMECKED				K							-
REVIEWED		REVISIONS		DATA LINE AMPLIFIER	AMPLIFIE	R #4	REVIEWED		REVISIONS		_
× × × × × × × × × × × × × × × × × × ×	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE	COLOR	Ž Z O Z	TERMINAL	DESTINATION	CABLE	
	26							ı,	11 -13	81	Data F
	27							Ŋ	9- IL	2	EOM Fr
	28							m	7- 11	61	IKC Fr
	29							-	J12-10	8	Data
	30							s			
	31							6	J12-8	8	EON "A
	32							71			
	33							8-	112-11	81	Data
	34	13-35	~	AC Switched	18*	S-E					
	35	J10-36		AC Switched	18*	S-I		10-1	J12-9	~	EOW "B
	367	J3-37	-	AC Common	18	-		J-11			
	37	J10-34	-	AC Common	18•	=		12	J12-4	8	Data
	38	J11-25	-	-250V	22	>-		13	319-B	6	Copy
,	39	111-21	-	+250V	22	- H		14	J20-B	8	Copy
	9				···			15	J20-C	~	EOW to
	7							16	J20-A	8	Data
	42				****			11	J19-C	~	EOW To
	43							18		· · · · · · ·	
	7							61			
	45	9-A0	-	Λ0	50	X		20			
	46	P8-2	7	Recorder Return	22	8 X		21			
	47							22			
	48							23			
	67	P8-1	8	Output to Recorder	*			24			
	20	Ch. 6nd.		Chassis Ground	, ,,,		1	25			_
2	TES: # # 18	NOTES: # B Twisted Pair		MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA	CORPORATI ORIDA	NO.	Z	NOTES:			
61	Ground each c	coax shield	a t	WIRE LIST A 78	75WL1A						₹

TERMINAL DESTINATION CABLE IDENTIFICATION	DRAWN		DA.	DATE APPROVED FOR MFG.	DR MFG.		2	15		
TERMINAL DESTINATION CABLE DENTIFICATION SIZE COLOR	CHECKED				F		TOOL			
1 11 - 13 2 Data From D. L. A. 22 6 2 11 - 13 2 Data From D. L. A. 22 6 3 11 - 13 2 Data From D. L. A. 22 6 4 -	REVIEWED		Ę,	/isions	\dashv		1000		- 1	
11 11 -13 2 Data From D.L.A. 22 6 6 3	Z ŠIRE O	TERMINA	7	DESTINATI	N O	CABLE	IDENTIFICATION		WIRE SIZE	COLOR
2 J1 -9 2 ENW From D.L.A. 22 BR 4-2 J12-10 2 Data "B" From S.R. 22 R 7 S-2		٦,		l		2	Data From D. L. A.		22	ŋ
3 J1-7 2 IEC From D.L.A. 22 BE 5		81				2	From		22	0
112-10 2 Data "B" From S.R. 22 X		ო				8	F T O B		22	8
5 112-6 2 EDW "A" From S. R. 22 BL 11-1 112-11 2 Data "A" From S. R. 22 W 10-1 112-11 2 Data to S. R. 22 W-B 13 113-9 2 EDW "B" From S. R. 22 W-B 14 120-8 2 Copy to "B" Reg 2 BR 15 15 17 19-C 2 EOW To "A" Reg 2 UBR 19 20 20 21 20 21 22 23 24 WHRE LIST A MAIGO ELECTRONIC CORPORATION ANTRE LIST A MAIGO ELECTRONIC CORPORATION 21 22-4 WHRE LIST A MAIGO ELECTRONIC CORPORATION 21-4 22-4 WHRE LIST A MAIGO ELECTRONIC CORPORATION 21-4 22-4 WHRE LIST A MAIGO ELECTRONIC CORPORATION 21-1 22-1 23-1 24-1 WHRE LIST A MAIGO ELECTRONIC CORPORATION 24-1 25		Ţ		J12-10		N	"B" From	<u>.</u>	22	>
6		5								
7		ļ9		112-8		8	"A" From		22	
Harmonia		7								
9		8		J12-11		81	"A" From		22	>
10—1 J12—9 2 EOW "B" From S.R. 22 W—B 11—1 J12—4 2 Data to S.R. 22 W—B 13 J19—B 2 Copy to "A" Reg 14 J20—B 2 Copy to "B" Reg 15 J20—C 2 EOW to "B" Reg 16 J20—A 2 Data to "B" Reg 17 J19—C 2 EOW To "A" Reg 20 21 22 23 24 WIRGO ELECTRONIC CORPORATION AMINGO ELECTRONIC CORPORATION MINIST A TO THE LIST A SHELLY A SHERT SHE SHELLY A SHERT SHEAT		46								
11.—J. 12. J12-4 2 Data to S.R. 22 W-BI 13. J19-B 2 Copy to "A" Reg 22 BR 14. J20-B 2 Copy to "B" Reg 22 BR 15. J20-C 2 EOW to "B" Reg 22 W-BI 17. J19-C 2 EOW To "A" Reg 22 W-BI 19. 20. 21. 22. 22. 22. 23. 23. 24. 25. 24. 25. 24. 25. 24. 25. 26. 26. 26. 26. 26. 26. 26. 26. 26. 26		10-7	· ·	J12-9		7	From		22	=
12 J12-4 2 Data to S.R. 22 W-B 13 J19-B 2 Copy to "A" Reg 22 BR 14 J20-B 2 Copy to "B" Reg 22 BR 15 J20-A 2 Data to "B" Reg 22 W-B 17 J19-C 2 EOW To "A" Reg 22 W-B 19 20 21 22 22 22 22 22 22 22 22 22 22 22 22		L-11								
13		12		J12-4		2	2		22	¥-8R
14 J20-B 2 Copy to "B" Reg 22 BB 15 J20-C 2 EOW to "B" Reg 22 0 16 J20-A 2 Data to "B" Reg 22 W-B 17 J19-C 2 EOW To "A" Reg 22 0 19 20 21 22 22 24 AMIGO ELECTRONIC CORPORATION MILGO ELECTRONIC TORRIDA		13		319-B		2	to "A"		22	88
15 J20-C 2 EOW to "B" Reg 22 W-BI 16 J20-A 2 Date to "B" Reg 22 W-BI 17 J19-C 2 EOW To "A" Reg 22 0 18 19 20 21 22 23 24 25 WIRE LIST A 75 MLIA		14		320-B		2	to "B"		22	8
16 J20-A 2 Date to "B" Reg 22 W-BI 17 J19-C 2 EOW To "A" Reg 22 0 18 19 20 21 22 23 24 25 WIRE LIST A 75 ML1A SHEETS		15		J20-C		8	to "B"		22	0
17 J19-C 2 EOW TO "A" Reg 22 0 18 19 20 21 22 23 24 25 WIRE LIST A 75 ML1A WIRES		16		J20-A		8			22	M-BL
22 23 24 25 WIRE LIST A 75 MLIA WIRE LIST A 75 MLIA Super 12 of 19 MHERS		11		J-61f		8	To "A"		22	•
20 21 22 23 24 25 WIRE LIST A 75 MLIA		81								
21 22 23 24 25 WIRE LIST A 75 ML1A WIRE LIST A 75 ML1A WIRE LIST A 75 ML1A SHEET A 12 OF SHICES		119		<u></u>						
22 23 24 25 MILGO ELECTRONIC CORPORATION AMAMA 17, FLORIDA MILAM 17, FLORIDA MILGO ELECTRONIC CORPORATION AMAMA 17, FLORIDA		20								
25 24 25 MIGO ELECTRONIC CORPORATION MIAMI 47. FLORIDA MIAMI 47. FLORIDA WIRE LIST A 75 WL1 A SHEET 12 OF SHEETS		21						••		<u> </u>
25 MILGO ELECTRONIC CORPORATION MILGO ELECTRONIC AND		22								
25 MIGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA WIRE LIST A 75WL1A SHEET 12 OF SHEETS		23								
MILGO ELECTRONIC CORPORATION MILGO ELECTRONIC	- 11 -	24								
WIRE LIST A 75WL1A SHEETS		25								
LIST A 75WLIA SHETS	Ŏ Z	TES					MILGO ELECTRO	ONIC COS	PORATIO	z
,							WIRE LIST	A 751	1,1 A	ŽĮ.

DRAWN		Series and an arrangement and arrangement		100				DRAWN	-							
CHECKED		DATE APPROVED FOR MICO.	,	5	IO Pa			CHECKED		DATE APPROVED FOR MFG			10dFNO2	36 901 CHASCIE	6.10.43	
REVIEWED		REVISIONS		-3	CONTROL	CHASSIS	S # 1	REVIEWED	Q.	REVISIONS						
NO.	TERMINAL	DESTINATION	CABLE	IDENTIFICATION		WIRE SIZE	COLOR	N K	TERMINAL	DESTINATION	CABLE		IDENTIFICATION		WIRE SIZE	#0100
	56								1	J2-13	2	Data	Data From D.L.A.		22	ß
	27								7	J2-9	8	EON F	EOW From D.L.A.		22	0
	28								е .	J2-7	7	1KC F	From D. L. A.		22	BR
	29			·					4	J13-10	7	Data "B"	"B" From S.R.		22	*
	30				<u> </u>				5							
	31					···			9	J13-8	2	EOW :	"A" From S.R.		22	BL
	32				-				71							
	33			v					8	J13-11	7	Data	"A" From S.R.		22	:-
	34	J19-A	8	Data to "A" Reg		22	W-BL		76							
	33	J12-7	71	EOM to S.R.		22	# H		10-1	113-9	7	EOW "	"B" From S.R.		22	'
	36	J12-1	N	C.D. Trigger to	S. R	22	9		11							
	37								12	313-4	2	Data	to S.R.		22	# - B.R.
	38	9-016	81	Test Data		22	A-M		13	J19-E	7	Copy to	to "A" Reg		22	و
	39	310-5	N	Test EOW		22	0		14	J20-E	7	Copy	to "B" Reg		22	9
<u></u>	40			Test Gate (-20V)		<u> </u>			15	J20-F	7	EOW to	to "B" Reg		22	BL
	4	J10-1	77	Test I/0		77	•		16	J20-D	2	Data to	to "B" Reg		22	,
	42								17	J19-F	2	EOW T	To "A" Reg		22	BL
	43	12V-7	.et	+12V	-	22			18							
<u></u>	447								19							
	457	0V-17	<u>.</u>	A0		20	BK		20							
	46								21							
	47	20V-9	~	-20V	<u>.</u>		s		22							_
	48								23							_
	49	85V-6	-	-85V		22.	M-BK		24	***************************************						
	20	Ch. Gnd		Chassis Ground			-		25							
NOTES	TES:			MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA	ONIC CORPO	RATION	<u> </u>	NOTES	ËË				MILGO ELECTRONIC CORPORATION MILGO ELECTRONIC CORPORATION	NIC CORPO	RATION	
<u> </u>				WIRE LIST	A 75WL1	IA so	9					₹	WIRE LIST '	A 75WEIA	Y &	SHEETS
						l										

DRAWN		DATE APPROVED FOR MFG.	FOR MFG						DRAW
CHECKED			F	- - - -		L JOSENSO	3 6 3 5 5 7 1 5 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7		CHECK
REVIEWED	Q	REVISIONS					*	,	REVIE
N S O	TERMINAL	L DESTINATION	Š N	CABLE	IDENTIFI	IDENTIFICATION	WIRE	COLOR	₹ Z
	26								
	27								
	28								
	29								
	30								
	31								·· ·-
	32								
	33								
	34	J19-D	- 24	2	Data to "A"	Reg	22	¥	
	35	313-7		5	EOW to S.R.		22	25 3	
	36	J 3-1		2	C.D. Trigger	r to S.R	22	0-3	
	37								
	38	310-10		2	Test Data		22	N-S	
	39	310-6		2	Test EOW		22	¥-X	
	01	J10-13		61	Test Gate		22	۵	
	41	J10-2		5	Test I/0		22	BL	
	42								
	43	12V-9		paral .	+127		22	œ	
	14	<u> </u>							
	15	0V-19		-	.10		20	BK	
	46		•		, , , ,		·-···		
	47	20V-11		1	-20V		22	v	
	46	<u>_</u>							
	44	85V-t			-83V		22	X-B	
	50	Ch. Gr	6nd		Chassis Ground	punc			
NOTES	ES:				MILGO	MILGO ELECTRONIC CORPORATION MILGO ELECTRONIC CORPORATION	RPORATIO IDA	Z	Ž
·					WIRE L	LIST A 75WI	75WL1A	SEE	
							t]

- --

DRAWN							H	
CHECKED		Š	DATE APPROVED FOR MIC	<u>ز</u>		CONTROL	J 7 CHASSIS #	رى
REVIEWED		RE	REVISIONS					
NO NO.	TERMINAL	بر	DESTINATION	Z	CABLE	IDENTIFICATION	WIRE SIZE	COLOR
	-		J3-13	\vdash	2	Data From D.L.A.	22	y.
	7		13-9		2	EOW From D.L.A.	22	0
	ဂ		J3-7		2	IKC From D L.A.	22	BR
	4		J14-10		61	Date "B" From S.R.	22	×
	57							
	9		J14-8		2	EOW "A" From S.R.	22	BL
		-					·	
	9		J14-11		2	Data "A" From S.R.	22	-
	6						·····	
	10		314-9		7	EOW "B" From S.R.	22	3
	.1							
	12		J14-4		5	Data to S.R.	3	¥ - BR
	13		J19-H		5	Copy to "A" Reg	22	¥-BR
	14		J20-H		8	Copy to "B" Reg	55	K-BR
	1.5		J20-J		6	EOW to "B" Reg	53	¥ - R
	16		J20-6		23	Data to "B" Reg	22	<u>-</u>
	1.7		f-61f		61	EOW To "A" Reg	22	* - R
	18		· ··· ·					
	19							
	20							
	21						· · · · · · · · · · · · · · · · · · ·	
	22							
	23							
	24							
	25							
NOTES	res:					MILGO ELECTRONIC	ELECTRONIC CORPORATION MIAMI 47, FLORIDA	Z
						WIRE LIST A	A 75WLIA	SHEFTS

L	ξž																			 					
S #3	COLOR			_						A	e: - x	0-	·•·	BK	9- <u>8</u>		Δ			 9K	. 4 '	9		X-84	
OL CHASSIS #3	WIRE						-			22	22	22		22	22	22	23		32	 90		22		22	
CONTROL	IDENTIFICATION									Data to "A" Reg	EOM to S.R.	C.D. Trigger to S.R.		Test Data	Test KOW	Test Gate	Test I/O		+127	Α0		-20V		-85V	
	CABLE									N	N	N		8	81	Ŋ	8		-	-				-	_
	DESTINATION									319- 6	314-7	114-1		110-01	7 -016	J10- 14	110- 3		127- 3	0V- 4		20 V - 4		85V- 2	
	TERMINAL	56	27	28	53	30	31	32	33	34	35	36	27	38	39	40	7	.42	43	 45	46	47	84	\$	
	WIRE ON																			 					_

WIRE NO.	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	Si	WIRE SIZE	COLOR
	1	J 4 - 13	7	Data From D. L. A.	22	~	9
	81	14-9	81	EON From D. L. A.	22	C)	0
	6	J 4 - 7	84	IKC From D. L. A.	22	~	BR
	-	115-10	8	Data "B" From S/R.	22	~	X
	5				- <u>-</u>		
	L9	J 15-8	8	EOM "A" From S.R.	22	~	BL
	1	· · · · · · · ·					
	۲	115-11	8	Data "A" From S.R.	22	0)	>
	10-7	\$ 15.9	N	EOM "B" From S.R.	22	~	3
	T-11						
	12	315-4	a	Data to S.R.	22		W-BR
	13	J-61f	7	Copy to "A" Reg	22		¥ - Y
<u></u> .	14	J20-L	М	Copy to "B" Reg	22		¥ – ¥
	18	J20-K	81	KOW to "B" Reg	22	•	9-1
	16	J20-K	СI	Data to "B" Reg	22	•	0 -
	11	319-N	0	ROW To "A" Reg	22		9−
	18						
	19						
	20						
	21						
	22						
	23						
	24						
	25						

		cal vo	α .	¤ .	æ	ed.	æ	æ	æ	a	æ	a	Cat.	64	œi ·
:- 		M 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	55 0 0 11 84 14	53. \$\disp. \$\	55 0 0 11 MM 14	55 9 9 33 8d 14		55 9 4 64 64 64 64 64 64 64 64 64 64 64 64 6		5 0 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	5		55 9 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		
Date to "A	Data to "A														
ن «															
9-K	9-K 5-7	9-K 5-7	9-K 5-7 5-1	9-K 5-7 5-1	9-K 5-7 5-1 0-12	9-K 5-7 5-1 0-12 0-12	9-K 5-7 5-1 0-12 0- 15	9-K 5-7 5-1 0-12 0- 8 10- 15	9-K 5-7 5-1 5-1 0-12 10- 8 10- 4	9-K 5-7 5-1 0-12 0- 8 10- 4	9-K 5-7 5-1 0-12 0- 8 10- 15 10- 4	9-K 5-7 5-1 0-12 0-8 10-4 10-4	9-K 5-7 5-1 0-12 0-12 10-15 10-4 10-4	9-K 5-7 5-1 5-1 0-12 0-8 10-8 10-4 10-4	9-K 5-7 5-1 0-12 0-12 10- 4 10- 4 10- 4 10- 2
 J19-K	J19-K	J19-K J15-7	J19-K J15-7 J15-1	315-7 315-7 315-1	J19-K J15-7 J15-12 J10-12	319-K 315-7 315-1 310-12 310-	J19-K J15-T J15-1 J10-12 J10-	315-7 315-7 315-1 310-12 310- 6	319-K 315-7 315-1 310-12 310- {	J19-K J15-7 J15-1 J10-12 J10- (J19-K J15-7 J15-1 J10-12 J10- 6 J10- 6	J15-7 J15-1 J15-1 J10- 8 J10- 4 J10- 4	J19-K J15-7 J15-1 J10-12 J10- 6 J10- 7 J10-	J15-7 J15-7 J10-12 J10- 6 J10- 7 OV- 2	J19-K J15-7 J15-7 J10-12 J10- J10- J10- Z0V- 20V- 85V-
												32 33 34 35 36 39 40 41 44 46 46 46 46 46 46 46 46 46 46 46 46			1 1 2 2 2 3 3 3 4 4 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5
2 Date to "A"	2 Date to "A" 2 EOW to S.B.	2 Data to "A" E 2 EOW to S.R. 2 C.D. Trigger	2 Date to "A" E 2 EOW to S.R. 2 C.D. Trigger	2 Date to "A" E 2 EOW to S.B. 2 C.D. Trigger 2 Test Date	2 EOW to S.R. 2 C.D. Trigger 2 C.D. Trigger 2 Test Data 8 2 Test EOW	2 Data to "A" E 2 EOW to S.B. 2 C.D. Trigger 2 Test Data 8 2 Test EOW 15 2 Test Gate	2 EOW to S.R. 2 EOW to S.R. 2 C.D. Trigger 2 C.D. Trigger 3 Test Data 8 Z Test EOW 15 Z Test Gate 4 Z Test I/O	2	2	2 EOW to S.R. 2 EOW to S.R. 2 C.D. Trigger 8 Test Data 15 2 Test Gate 4 2 Test Gate 1 1 +12V	J19-K J15-7 2 E0W to S.B. J15-1 2 C.D. Trigger J10-12 2 Test Data J10- 8 2 Test Gate J10- 4 2 Test Gate J10- 4 2 Test Gate J10- 4 2 Test I/O 12V- 1 1 10V- 2 1 00V- 2 1 00V	J19-K J15-7 2 EOW to S.R. J15-1 J10-12 J10- 8 J10- 8 J10- 8 J10- 4 J10- 15 J10- 4 J10- 4 J10- 15 J10- 4 J10- 15 J10	J19-K J15-7 2 EOW to S.B. J15-1 J10-12 J10-12 J10- 8 2 Test Data J10- 15 2 Test Gate J10- 4 2 Test J/0	J19-K J15-7 2 EOW to S.R. J15-1 J10-12 J10- 8 J10- 8 J10- 8 J10- 4 J10- 15 J10- 10 J10- 15 J10- 10 J10- 1	J19-K J15-7 2 EOW to S.R. J15-1 2 C.D. Trigger J10-12 J10-8 2 Test Data J10-15 2 Test Gate J10-4 3 12V-1 1 +12V

					POWER SWIT	SWITCHOVER	
× ON	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	CATION	WIRE	COLOR
	1	Ch. Gnd.		Chassis Gro	Ground		
	2						
	က						
	47	J16-44	1	+12V from P	P. S. "A"	20	œ
	5						
	L9						
	7	J17-44	1	+12V from P	.s. "B"	20	æ
	8						
	16	J11-35	1	-20V (A) to	PWr. Ctrl.	22	s
	10-	J16-48	7	-20V from P	P. S. "A" 6	20	s
	11-1	J16-47	1	-20V from F	P. S. "A"	20	s
	12-1	J17-47	1	-20V from P	P. S. "B"	20	s
	13-			-20V from P	P. S. "B"	20	s
	13 14-7	J9-29 J17-49	Jumper 1	-85V from P	P. S. "B"	22	W-BK
•	15-	J11-49	-	-85V (B) to	to Pwr. Ctrl.	22	W-BK
	16-7	J16-49	7	-85V from P.S.	. S. "A"	22	W-BK
	17-71	J11-36	ı	-85V (A) to	Pwr. Ctrl.	22	W-BK
	18						
	19						
	20						
	21						
	22						
	23						
	24						
	25						
NOTES	Ë						

		DAT	DATE APPROVED FOR MFG	ń	7	10			DEAWN	,
CHECKED								· ·	СНЕСКЕВ	ا پو
REVIEWED	۾	Æ.	REVISIONS		POWER	R SWITCHOVER	10 VER		REVIEWED	VED:
N S	TERMINAL		DESTINATION	CABLE	IDENTIFICATION	_	WIRE SIZE	COLOR	N S	141
	26									↓
	27		•							
	28									
	29 29 30		J9-13 J11-47	Jumper	-20V(B) to Pwr. Ctrl.	Ctrl.	22	v		
	31							··		
	32									
	33									
	34	,								
	35									
	36									-
	37									
	38		110-18	-	AC Common		18*	>		
	39		117-1	-	AC Common		18•	>		
	40		317-4	-	AC Switched		18•	S-M		
•	41	_	J10-35	-	AC Switched		18*	S-M		
	42									
	43	<u> </u>	124-5	-	+12V to Buss		20	a		
	44	,								
	45		0V-11	,-4	OV from Buss		50			
	46	_,	0V-10	-	OV from Buss		20	8	·	
	47	-	20V-7		-20V to Buss		20	S		
	48	_	20V-6	,-i	-20V to Buss		20	v		
	49		85V-4	-	-85V to Buss		22	W-BK		
	20-									
NOTES		1			MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA	ONIC COR	PORATION A	z	Ž	NOTES
	•	#18	#18 Twisted Pair	ir	FUI - 101711	M 75W	LIA	<		

CHECKED	j					
REVIEWED		REVISIONS		TEST CH	CHASSIS	
N S	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE	POTOS
	1	J5-41	2	Test I/O Input (1)	22	0
	7	36-41	81	Test I/O Output (2)	. 22	BL
	ო	J7-41	8	Test I/O Output (3)	22	^
	4	J8-41	2	Test I/O Output (4)	22	W-BK
	ĸ	15-39	2	Test EOW (1)	22	0-1
	•	16-39	7	Test EOW (2)	22	¥-¥
	۲	17-39	8	Test EOW (3)	22	Ð-1
	80	18-39	7	Test EOW (4)	22	₩-BL
	•	15-38	2	Test Data (1)	22	A-M
	10	16-38	8	Test Data (2)	22	S-M
	11	J7-38	8	Test Data (3)	22	BK
	12	J8-38	7	Test Data (4)	22	B.
	13	16-40	7	Test Gate #2	22	۸
	14	J7-40	8	Test Gate #3	22	•
	15	18-40	2	Test Gate #4	22	>
	16					
	11					
	18 18	19-38 L2-1 J10-34	1 1 Jumper	AC Common Test Playback Ret.	18¢	2
	19	L2-2		Test Playback Sig.	22*	88
	20					
•	21					
	22				· · · ·	
	23					
	24 25				-	
NOTES	S: •_ #22	Twisted Pair	j.	MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA	DRPORATION IDA	z
		Twisted	H.	WIDE LICT A 75WL	75WL1A	

ا وا	5 	DATE APPROVED FOR MFG.		210	0	. 10	CHECKED	\$	DATE APPROVED FOR MFG.	-		11	
,	 	REVISIONS (V)		TEST CH.	CHASSIS	1=	REVIEWED	RE	REVISIONS		POWE	POWER CONTROL	-
	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE	COLOR	X X O E E O	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE	COLOR
	26							~ ,					
	27							74				18	=
	28							3-1	TB1-1	-	At Common to District		
	29							4	116-1	~	AC Common	01	*
	30	116-35	p=t	-20V Unreg. (P.S. "A")	22	#-BB		5	F2-2	-	AC Common	16	*
	31							•					
	32							7					
	33							88				38	
	3.4 4.4	J10-18 J4-37	Jumper	AC Common	18, 6	*		6	F1-2	~	AC Fused		
	35	J9-41	-	AC Switched	18, #	K-S		: =					
	36	14-35	-	AC Switched	18 #	S-#		12	J16-5	-	AC Switched	1.8	S-#
	37							13					
	38	S14-D2	7	Operational Interlock	22	X		14	TB1-2	-	AC Switched to Blower		18* W-S
	39	P4-C	~	Op. Interlock Return	22	y		15					
	40							16					
	41	317-35	-	_20V Unreg. (P.S."B")	22	es -		17					
-	42							18	11-39	-	+250V- (1)	22	₩ *
	43	12V-10	-	+12V from Buss	22	64		19	32-39	-	+250V- (2)	22	3
	44							50	J3-39	-	+250V- (3)	22	2
	457	0V-20	-	OV from Buss	20	M		21	34-39	-	+250V- (4)	22	* - *
	46							22	11-38	-	-250V- (1)	22	>
	f7	20V-1		-20V from Buss	22	S		23	32-38	-	-250V- (2)	22	<u> </u>
	48							24	J3-38	-	-250V- (3)	22	<u>></u>
	49							25	34-38		-250V- (4)	22	¥
	50	Ch. Gnd.		Chassis Ground MIGO ELECTRONIC CORPORATION	DRPORATI	Z	NOTES	ES: *-#18	Twisted Pair	ir	MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA	IIC CORPORA	MOIL
NOTES	TES: # # # 189	Twisted Pair	- <u>\$4</u> (WIDE LICT A 13	RIDA WETA	T = = = = = = = = = = = = = = = = = = =					WIRE LIST '	A 75WLIA	SHEETS

	=	CO108	0-1			E .			M - M	BL	×	*	>															7
J 12	17 BIT S.R.	SIZE	22			22			22	22	22	22	22															
.	DUAL 17	IDENTIFICATION	C.D. Trigger			Data Input			EOW Input	EOW "A"	EOW "B"	Data "B"	Data "A"															
		CABLE	2	<u> </u>		81			8	81	8	8	8															
		DESTINATION	JS -36			J 5-12			35 -35	15 -6	J5 -10	JS -4	35 -8															
		TERMINAL	1	8	63	4	s	9	1	80	•	10	11	12	13	7.7	15	16	17	18	19	20	21	22	. 53	24	25	
	Z N	Ö.																	····									-

VAIRE O TER					POWER CONTROL	CON	TROL
	TERMINAL	DESTINATION	CABLE	IDENTIFE	IDENTIFICATION	WIRE	ш
	26						1
	27						
	28						
	29						
	30						
	31						
	32						
	60						
	34	316-43		+12V (A)		22	24
	35	39-4	-	-20V (A)		22	S
	36	19-17	1	-85V (A)		22	W-BK
	37						
	38						
	39						
	40						
	=						
	42						
	43					·	
	7	317-43	_	+12V (B)		22	24
	45	0A-1	_	OV from Buss	•	20	B
	46						
	47	39-29	-	-20V (B)	-	22	S
	4 8						
•	49	39-15		-85V (B)		22	M-BK
·	20						

N-BK 0100 BK S DUAL 17 BIT S.R. #3 WIRE 22 22 20 J 14 IDENTIFICATION Chassis Ground +121 -20V -85V AO CABLE DESTINATION Ch. Gad 20V- 5 85V- 3 04- 5 12Y- 4 TERMINAL 20 9 38 39 36 37 28 29 30 31 32 33 34 35 NO NO

NOTES:

1 18 - 36 2 C.D. Trigger 22 22 23 24 25 25 25 25 25 25 25	1 18 - 36 C.D. Trigger 22 23 24 25 25 25 25 25 25 25								
1 J8-36 2 C.D. Tridger 22 3 J8-36 2 Data laput 22 4 J8-12 2 Data laput 22 5 J8-35 2 EOW laput 22 7 J8-35 2 EOW "B" 22 9 J8-10 2 EOW "B" 22 10 J8-4 2 Data "B" 22 11 J8-8 2 Data "A" 22 11 J8 S S S S S S S S S S S S S S S S S S	1 J8-36 2 C.D. Trigger 22 3 J8-12 2 Data Imput 22 4 J8-12 2 Data Imput 22 5 GW Imput 22 7 J8-35 2 EOW Imput 22 10 J8-4 2 Data "B" 22 11 J8-8 2 Data "A" 22 11 J8-8 2 Data "A" 22 11 J8 -8 2 Data "A" 22 11 J8 -8 2 Data "A" 22 12 20 20 21 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25	Z S O	TERMINAL	DESTINATION	CABLE	IDENTIF	ICATION	WIRE SIZE	CO108
2 Janes Isput 22 Janes Jane	2 January 198 – 12 Data Imput 22 January 198 – 12 Data Imput 22 January 198 – 10 January 19		1	J8 -36	7	1	1	22	0-3
3	3		7						
4 J8-12 2 Data Input 5 6 7 J8-35 2 KOW Imput 7 J8-35 2 KOW Imput 8 J8-10 2 KOW Imput 9 J8-10 2 KOW "A" 10 J8-4 2 Data "B" 11 J8-8 2 Data "A" 22 11 J8 -8 2 Data "A" 22 23 24 25 25 25 26 27 28 29 29 29 29 29 29 29 29 29 29 29 29 29	4 J8-12 2 Data Input 5 6 7 J8-35 2 SOW Imput 7 J8-35 2 SOW Imput 8 J8-6 2 SOW Imput 9 J8-10 2 SOW Imput 10 J8-4 2 Data "B" 11 J8-8 2 Data "A" 12 13 14 15 16 17 18 20 21 22 23 24 24	_	m						
5 6 6 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5 6 6 7 19 -35 2 EOW Isput 22 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		4	J 8 -12	~	Data Input		22	₩-BR
6 5 6 7 18 -35 2 KOW Imput 22 8 18 -4 2 KOW "A" 22 8 18 -10 2 KOW "B" 22 10 19 19 19 19 19 19 19 19 19 19 19 19 19	6 J8 -35 2 KOW Imput 22 8 J8 -5 2 KOW "A" 22 9 J8 -10 2 KOW "A" 22 10 J8 -4 2 Data "B" 22 11 J8 -8 2 Data "A" 22 11 J8 -8 2 Data "A" 22 13 14 15 16 17 18 20 21 22 23 24 25 26 27 27 28 29 20 21 20 21 22 23 24 25 26 27 28 29 20 20 21 22 23 24 25 26 27 28 29 20 20 20 21 22 23 24 25 26 27 28 29 20 20 20 20 20 20 20		٠,						<u></u>
7 J8-35 2 EOW Naput 8 J8-6 2 EOW "A" 9 J8-10 2 EOW "B" 10 J8-4 2 Data "B" 22 11 J6-8 2 Data "B" 22 13 14 15 16 20 21 22 23 24 25	7		•						
8 J8-6 2 EOW "A" 22 9 J8-10 2 EOW "B" 22 10 J8-4 2 Data "B" 22 11 J8-8 2 Data "A" 22 13 14 15 16 17 18 20 21 22 23 24 25	8 J8-6 2 KOW "A" 22 9 J8-10 2 KOW "B" 22 10 J8-4 2 Data "B" 22 11 J8-6 2 Data "A" 22 13 J8-6 2 Data "A" 22 14 J8		-	18 -35	8	EOW Input		22	H-H
9 J8 -10 2 KOW "B" 22 10 J8 -4 2 Data "B" 22 11 J8 -8 2 Data "A" 22 13 J8 -10 2 Data "A" 22 13 J8 -8 2 Data "A" 22 14 J8 -8 2 Data "A" 22 15 J8 -8 2 Data "A" 22 16 J8 -8 2 Data "A" 22 22 Z2 Z	9 JB-10 2 EOW "B" 22 10 JB-4 2 Data "B" 22 11 JB-8 2 Data "A" 22 11 JB-8 2 Data "A" 22 11 JB-8 2 Data "A" 22 12 20 20 21 22 23 24 25 25 25		80		8	EOH "A"		22	BL
10 J8 -4 2 Data "B" 22 11 J8 -8 2 Data "A" 22 13 14 2 22 14 15 16 19 19 19 19 19 19 19 19 19 19 19 19 19	10 J8-4 2 Data "B" 22 11 J8-8 2 Data "A" 22 13 14 15 16 17 19 20 21 22 23 24 25		٠	J8 -10	8			22	3
11	11 J8 -8 2 Data "A" 22 13 14 15 16 17 18 20 21 21 22 23 24 25		10		~			22	¥
			11		8			52	>
			12						
			81						
			7						
			S						
			16						
			1.1						
- "	- "		18						
**	**		6.7						
1	1		20						
}	}		21						
			22						
1	1		23						
1	1		24						
	NOTES.		23						
	ÖZ			_					

					J 13			
				DUAL 17 B	BIT S.R.	#2		
N ON	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE	COIO#	NO.	TERMIN
	26					••••		
	2.7							74
	28	-						e
	29	-						4
	30							RU .
	31							•
	32							-
	33							æ
	34							•
	35				,			01
	36				·····			11
	37							12
	38				<u> </u>			13
	39							7
	40							13
	41							16
	42							17
	6.							18
	\$	12V- 8	-	+12V	22	=		19
	45	0V- 18	-	Λ0	20	M M		50
	46							21
	47	20 V- 10	-	-20V	20	s		22
	48							23
	49	85V- 7	1	-85V	22	M 60 -		2.
	20	Ch. Gnd		Chassis Ground				25
NOTES	IES:						O Z	NOTES

NO. TERA	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	ATION	WIRE SIZE	COLOR
-		J7 -36	7	C.D. Trigger		22	0/M
6							
-		J7 -12	81	Data Input		22	W/BR
•0							
• •							
		J7 -35	8	EOW Input		22	₩/R
&		3 7-6	8	EOW "A"		22	BL
		J 7-10	7	EOM "B"		22	3
10		J-7 L	81	Data "B"		22	<u> </u>
11	-	3 7-8	2	Data "A"		22	>_
–	12						
	13						
	7.						
	15						
	16					· · · ·	
	17						
	18						
	19						
~~	20						
	21						
	22						
	23						
	24						
	25					- -	 .
NOTES:							

J 14

	TERMI	-	8	60	•	80	•	-	80	•	91	=	7	2	7	15	16	17	10	5	20	24	ä	ä	ă	Ä	ž
	N N N	_																		(NOTES.
								-																			
	COLOR		•••	•																~	BK		S		W-BK	,	
J 12	WIRE			•			-													22	20		20		22	,	
J DUAL 17 BIT	IDENTIFICATION																			+12V	Λ0		-20V		-85V	Chassis Ground	
	CABLE				er t - M. Then															-	-		-		7		
	DESTINATION																			12V-6	0V-16		20V-8		85V-5	Ch. Gnd	
	TERMINAL	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	457	46	۲۲	48	49	20	ES:
	N V K																										NOTES

1 16 - 36 16 16 16 16 16 16 16					DOAL I	D11 3 #2	7#.
1	WIRE NO.		DESTINATION	CABLE	IDENTIFICATION	WIRE	COLOR
2 3 4 16 -12 2 Data Imput 22 6 6 6 1 2 ENW Imput 22 8 16 -10 2 ENW Imput 22 16 -10 2 ENW Imput 22 10 10 3 6 -4 2 ENW Imput 22 10 10 3 6 -4 2 ENW Imput 22 11 3 6 -8 2 ENW Imput 22 13 13 14 14 15 16 16 17 16 18 19 19 19 19 19 19 19 19 19 19 19 19 19			J6 -36	22	1	22	0-3
3		8					
4 J6-12 2 Data Imput 5 6 7 J6-35 2 KOW Imput 7 J6-35 2 KOW Imput 9 J6-10 2 KOW "A" 9 J6-10 2 KOW "A" 10 J6-4 2 Data "A" 11 J6-8 2 Data "A" 12 13 14 15 16 19 20 21 21 22 23 24 25 25 25 27 20 20 20 20 20 20 20 20 20 20 20 20 20		n					
5		•		8	Data Input	22	W-BR
6 5 5 5 5 5 60W Imput 22 60		**					
17		•					
9		-	36 -35	74		22	¥ - B
10		89	9- 98	81	EOM "A"	22	BL
10 3 6-4 2 Dete "B" 22 11 36 -8 2 Dete "A" 22 13 14 15 16 16 19 19 19 19 19 19 19 19 19 19 19 19 19		•	J6 -10	8		22	*
11		10	₹-9 €	8		22	<u> </u>
OIES.		- 11	9- 9 r	7		22	>
O165.		12					
Oles.		51				-	
OIES.		7					
otes.		15					
ores.		9 2				<u></u>	
01 ES.		11	•			·	
O1ES.		91					
	Ţ	6					
		20					
		27					
		8					
		23					
		2	· · · · · ·				
NOTES.		25		_			
	2	TES.					-
	2	i					

J 13

	The second secon	TERMINAL DESTINATION	26	27	28	29	30	31	32	33	34	35	36	37	38	96	40	7	4 2	43	44 12V-2	457 0V- 3	794	477 20V-3	48	49 85V-1	50 Ch. 6nd
		ON CABLE																			-	-				-	
٠		IDENTIFICATION			·																+12V	A0		-20V	No. of the control of	-85V	Chassis Ground
•	DUAL 17 BIT	NOI								<u>,</u>		<u> </u>												•		-	70
3 15	I S.R. #4	WIRE																•			22	20		20		22	
		COLOR								·.											Of .	BK		S		W-BK	
		NO.																									
		旦																									

				J16 POWER SUPI	J16 SUPPLY (A)	
WIRE NO.	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE	COLOR
	11	J11-4	1	AC Common	18*	*
	2	J17-2	-	AC Common	18*	3
	က					
	4	J17-5	-	AC Switched	18*	S-M
	5	J11-12	-	AC Switched	18*	S-X
	9				_	
	7					
	89					
	6					
	10					
	11					
	12					
	13					
	14					
	15					
	16					
	17					
	18					
	19				-	- "-
	20					
	21					
	22					
	23					
	24					
	25					
NOTES	ES: * - #18	Twisted Pair	L			
				1		

WIRE							
ġ Ż	TERMINAL	DESTINATION	CABLE	IDENTIF	IDENTIFICATION	WIRE	COLOR
	26						
	27						
····	28						
	29						
	30						
	31						
	32						
	33						
	34						
	35	110-30	7	-20V, Unreg.		22	W-BR
	36						····
 -	37			<u> </u>			
	38						
	39						
	40						
	41						
	42						
	437	311-34	1	+12V		22	œ
	44	J9-4	-	+12V		20	æ
	457	0V-13	1	Λ0		20	BK
	46	0V-12		00		20	BK
	۲1	J9-11	1	-20V		20	S
	48	J9-10		-20V		20	S
	49	1 9-16	1	-85V		22	W-BK
	20	Ch. Gnd		Chassis Gro	Ground		

NO. TER. 11-	TEDAMENT	,				WIRE	
<u> </u>	TANIM	DESTINATION	CABLE	IDENTIF	IDENTIFICATION	SIZE	COLOR
	1	19-39	1	AC Common		18*	3
භ 4		J16-2	-	AC Common		18*	3
4							
_	r	J9-40		AC Switched	7	18*	K-S
5	7	J16-4	-	AC Switched	T.	18*	8-M
9							
2							
6							
10	0	·					
11	_						
12	. 21						
13	m						
14	₩.						
15	ю.						
16							
17	2						
18							
19	•						
20	0				•		
21	_						
22	~						
23							
24							
25							
NOTES: .	#18	Twisted Pair					

POWER SUPPLY (B)

J16 POWER SUPPLY (A)

				J18	ω	
				(POWER INPUT	T CONNECTOR)	TOR)
Ž Ž O Ž	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE	COLOR
	⋖	\$1-1	Jumper	AC "Hot" Input	14	S
	æ	51-2	Jumper	AC Common Input	14	3
	ပ	Frame	Jumper	Frame Ground	14	BK
	Q					
	ы					
				·		
NOTES		Connector Type: MS-3102A-18-11P	į			

B)	COLOR										# =		-						œ	æ	B	BK	σ	S	M-BK		
J17 SUPPLY (B)	WIRE					.· ···					22								22	20	20	20	20	20	2 2		
POWER	IDENTIFICATION										-20V, Unreg.								+12V	+12V	Λ0	Λ0	-20V	-20V	-85V	Chassis Ground	
	CABLE										H								-	-	-	-	~	7	-		
	DESTINATION										310-41								311-44	1-65	6-A0	0 V-8	J9- 12	19- 13	J9-14	Ch. Gnd.	
	TERMINAL	26	27	28	59	30	31	32	83	34	35	36	37	38	39	0	7	42	13	T-++	45-	46	47	48	67	20	
	WIRE NO.																										NOTES

Name					OUTPUT CO	CONN. (A)		
A J5-34 2 Data (1) 22 B J5-13 2 Copy (1) 22 C J5-17 2 EOW (1) 22 D J6-34 2 Data (2) 22 E J6-13 2 Copy (2) 22 F J6-13 2 Copy (2) 22 F J6-17 2 EOW (2) 22 H J7-14 2 Data (3) 22 L J8-17 2 Copy (4) 22 H J8-13 2 Copy (4) 22 H J8-17 2 EOW (4) 22	NO.	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE	(O10)	-
C J5-13 2 Copy (1) 22 C J5-17 2 EOM (1) 22 E J6-17 2 EOM (1) 22 E J6-13 2 Copy (2) 22 F J6-17 2 EOM (2) 22 G J7-34 2 EOM (2) 22 H J7-13 2 Copy (3) 22 L J6-13 2 Copy (4) 22 H J6-13 2 EOW (4) 22 R J6-17 2 EOW (4) 22 F 7 Copy (4) 22 N J6-17 2 EOW (4) 22 N OV-1 2 Signal Return 20		٧	J5-34	8	Data (1)	22	#-BL	
C J5-17 2 EOM (1) 22 D J6-34 2 Data (2) 22 E J6-34 2 Data (2) 22 F J6-13 2 Copy (2) 22 G J7-34 2 EOM (2) 22 H J7-13 2 Copy (3) 22 L J6-34 2 Data (4) 22 L J6-17 2 EOM (4) 22 F 36-17 2 Copy (4) 22 F 36-17 2 EOM (4) 22 F 36-17 2 Signal Return 20		æ	35-13	7	Copy (1)	22	BR	
D J6-34 2 Data (2) 22 E J6-13 2 Copy (2) 22 G J7-34 2 EOM (2) 22 G J7-34 2 Data (3) 22 J J7-13 2 Copy (3) 22 J J7-17 2 EOM (3) 22 L J8-13 2 Copy (4) 22 M J8-17 2 EOM (4) 22 F 8 8 8 8 F 9 7 9 9 T 9 1 2 2 2 B 8 9 1 2 2 B 9 1 2 2 2 B 9 1 2 2 2 B 9 1 2 2 2 B 9 1 2 2 B		υ	J5-17	8	EOW (1)	22	0	
F J6-13 2 Copy (2) 22 G J7-34 2 EOM (2) 22 H J7-13 2 EOM (3) 22 J J7-17 2 EOM (3) 22 K J8-34 2 Data (4) 22 L J8-13 2 Copy (4) 22 R J8-17 2 EOM (4) 22 F 8 5 EOM (4) 22 B 7 2 EOM (4) 22 B 3 3 3 4 B 6 7 4 4 4 B 7 2 2 3 4 B 4 0 4 4 5 B 6 6 6 6 6 7 B 6 7 8 7 8 8 B 7 8 8 8		Ω	16-34	N	Data (2)	22	*	
F J6-17 2 EOW (2) 22 G J7-34 2 Data (3) 22 H J7-13 2 Copy (3) 22 J J7-17 2 EOW (3) 22 K J6-34 2 Data (4) 22 L J6-13 2 Copy (4) 22 N 9 2 EOW (4) 22 F 5 EOW (4) 22 T 7 2 EOW (4) 22 T 7 2 2 2 T 2 2 2 2 T 3 3 3 3 T 4 0V-1 2 5 3		监	J6-13	8	Copy (2)	22	9	
G J7-34 2 Date (3) 22 H J7-13 2 Copy (3) 22 J J7-17 2 EOM (3) 22 K J6-34 2 Date (4) 22 L J6-17 2 EOM (4) 22 M J6-17 2 EOM (4) 22 F F F F F T T T T T D OV-1 Z Signal Return 20		ŝa.	36-17	8	EOW (2)	22	B.L.	
H J7-13 2 Copy (3) 22 J J7-17 2 EON (3) 22 K J8-34 2 Data (4) 22 L J8-13 2 Copy (4) 22 N J9-17 2 EON (4) 22 N J9-17 2 Signal Return 20		y	37-34	8	Data (3)	22	>	
J J7-17 2 EOM (3) 22 K J8-34 2 Data (4) 22 L J8-13 2 Copy (4) 22 M J8-17 2 EOW (4) 22 R J8-17 2 Signal Return 20		=	J7-13	7	Copy (3)	22	W-BB	~
L JB-34 2 Data (4) 22 L JB-13 2 Copy (4) 22 M JB-17 2 EOM (4) 22 T T		**	J7-17	8	EOW (3)	22	# -	
L J8-13 2 Copy (4) 22 M J8-17 2 EOW (4) 22 R D OV-1 2 Signal Return 20		M	18-34	7	Data (4)	22	9	
M J8-17 2 EOM (4) 22 P B S S S S S S S S S S S S S S S S S S		ı	J8-13	8	Copy (4)	22	I-Y	
F T OV-1 2 Signed Return 20		Ħ	18-17	8	EON (4)	22	9-1	
F V OV-1 2 Signal Return 20		Z						
S T U OV-1 2 Signal Return 20		A						
T U U V OW-1 2 Signal Return 20		64						
U V OV-1 2 Signal Return 20		v1	· -					
U V OV-1 2 Signal Return 20		• •						
W OV-1 2 Signal Return 20		-						
W OW-1 2 Signal Return 20		Þ						
		>	0A-1	7		50	M	
								7

Connector type: MS 3102A-22-145

(B)	RE COLOR	W-BL	88	0	*	y .	BL	A	M-BR	E-B	0-M-0	2 K-Y	2 II-6	20 BK	
OUTPUT CONN.		22	22	22	- 22	22	22	22	22	22	22	22	22	0	
	IDENTIFICATION	Data (1)	Copy (1)	EOW (1)	Data (2)	Copy (2)	EOW (2)	Data (3)	Copy (3)	EOW (3)	Data (4)	Copy (4)	EON (4)	Signs] Beturn	
	CABLE	2	7	7	81	2	7	7	2	7	7	8	8	8	
	DESTINATION	J5- 16	J5-14	J5-15	J6-16	J6-14	J6-15	J7-16	37-14	37-15	J8-16	J8-14	38-15	0 V- 20	Connector Type: MS 3102A-22-14S
	TERMINAL	Y	m	ပ	Q	=	64,	y	Œ	m	×	. د	×	ZE Δ ₁ αI V3 [+ □ Þ-	
	WIRE NO.														NOTES

Rev. 6/15/61 80100 SHEETS (MIGO ELECTRONIC CORPORATION
MIAMI 47, FLORIDA
7, FLORIDA
7, FLORIDA
7, FLORIDA
7, FLORIDA
8, FLORID WIRE SIZE DUMMY PLUG #2 DP2 Recorder #2 Return Recorder #2 Output **IDENTIFICATION WIRE LIST** CABLE ~ ~ NATION VED FOR MFG. S × 5P. -A3 -B3

FICATION SIZE COLOR NO. 1 Output 2 Return 2 RETURNIC CORPORATION NOTES	DRAWN		DATE APROVED FOR MFG.		1/2/	190			DRAWN		DATE APROVE
REVISIONS CP	CHECKED		- Ի		3				CHECK	<u>.</u>	
TERMINAL DESTINATION CABLE IDENTIFICATION WIRE NO.	REVIEWE								REVIEW	2	REVISIONS
E S11-A3 2 Recorder #1 Output • C S11-B3 2 Recorder #1 Return • E MIGO ELECTRONIC CORPORATION COMMENCE TYPE: MIGO ELECTRONIC CORPORATION MANAWA J. FIGNEDA MANA	NO.		DESTINATION	CABLE	IDENTIF	CATION	WIRE	0100 CO108	₹ S O	TERMINAL	L DESTIN
E C D S11-B3 2 Recorder #1 Return MIGO ELECTRONIC CORPORATION MAIGO ELECTRONIC CORPORATION MOTES MS 31204-145-59 MOTES		<	S11-A3	2	Recorder #	1 Output	•			⋖	S12-
E S11-B3 2 Recorder #1 Return MIGO RECTRONIC CORPORATION NOTES MAIGO RECTRONIC CORPORATION MAIGO RECTRONIC CORPORATION MAIGO RECTRONIC ANAMA A7 FORD MAIGHT A7 FORD MAI		æ		_						m	···
E Convector Type: MIGO ELECTRONIC CORPORATION MISS MAIN AT FIGURE MI		ပ		_		-				U	
Connector Type: MIGO ELECTRONIC CORPORATION MIGO ELECTRONIC CORPORATION MIGO ELECTRONIC MAMM A 7 FIGHDA MS 3102A - 145-55		Q		8	Recorder #	1 Return	•			٥	S12-
Connector Type: MICO ELECTRONIC CORPORATION MAN 31024 145-55 MICO ELECTRONIC MAN A 75 LORDA MOTES		ᄕᆈ								ш	
Connector Type: MIGO ELECTRONIC CORPORATION MISSIO224-145-5P MISSIO24-145-5P AS-31024-145-5P AS-31024-145-5P AS-31024-145-5P AS-31024-145-5P											
A TSWLIA	Ž		tor Type:		WILGO	ELECTRONIC CO	RPORATIO	Z	2	TES. Conn	ector
WIRE LIST			2A-145-3F /U Coax		WIRE L	IST A 75WI	LIA J			*RG-174/U Coax	4/u c

Rev. 6/15/61 SHEETS COTOR MILGO ELECTRONIC CORPORATION MILGO ELECTRONIC CORPORATION WIRE SIZE . A 75WL1A DUNNY PLUG #4 DP4 Recorder #4 Return Recorder #4 Output IDENTIFICATION **WIRE LIST** CABLE ~ DATE APPROVED FOR MFG. DESTINATION Connector Type: MS-3102A-14S-5P *RG-174/U Coax REVISIONS 1 S14-A3 S14-B3 TERMINAL Ų Ω NOTES REVIEWED CHECKED DRAWN ŽiŘ O SHEETS COLOR MILGO ELECTRONIC CORPORATION
MIAMI 47, FLORIDA
TSWET 43 or 54 WIRE SIZE • DUMMY PLUG #3 Recorder #3 Output Recorder #3 Return DENTIFICATION WIRE LIST CABLE 8 8 Connector Type: MS-3102A-14S-5P *RG-174/U Coax DATE APPROVED FOR MFG. DESTINATION REVISIONS 1 S13-A3 S13-B3 TERMINAL a NOTES: REVIEWED CHECKED DRAWN Ž Š O

ونس

7

NA SE		DATE APPROVED FOR MIG.	فد	10			DRAWN	z	DATE APPROVED FOR MFG		1// 2			
СИЕСКЕВ							CHECKED	8	Ø.		2			
BEVIEWED		REVISIONS 1		DATA LINE #	#1 INPUT CONN.	CONN.	REVIEWED	g,	REVISIONS (•	DATA LINE #2,	INPUT	CONN
N K	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE SIZE	2010 2	N S S	TERMINAL	L DESTINATION	CABLE	IDENTIFICATION	ATION	WIRE SIZE	COLOR
<u>, , , , , , , , , , , , , , , , , , , </u>	٧	S11-A1	2	Data Line #1	•			¥	S12-A1	2	Data Line #2	-		
\ <u>~</u> `	æ	S11-D1	7	Operational Interlock	22			8 2	P1-C	81	Interlock Wiring	Iring	22	*
	U	P2-8	6	Interlock Wiring	22			υ	P3-B	7	Interlock Wiring	Iring	22	*
	٥	S11-B1	8	Data Line #1 Ret.	•			٥	S12-B1	7	Data Line #2	Pet.	•	
	ធ	Fr. 6nd.		Frame Ground			····	ы	Fr. Gad.		Frame Ground	=		
NOTES	1	*BG-174/U Coax		MILGO ELECTRONIC CO	CORPORATION	z	2	NOTES: • R.G.	*RG-174/U Coax		WILGO E	MILGO ELECTRONIC CORPORATION	PORATION	
Conne	etor type:	Connector type: MS-3102A-14S-5P	1S-5P	WIRE LIST A 751	5WL1A 45 of	SE SE		E O	Connector Type: MS-3102A-14S-5P		WIRE LIST	T A 75WLIA	L1A	SHETS

رخادرخان زخ

	6/15/6 80103	1	*	b			N O	
INPUT CONN.	WIRE	•	22	22	•		DRPORATI	V IN
P4	IDENTIFICATION	Data Line #4	Interlock Wiring	Op. Interlock Return	Data Line #4 Return	Frame Ground	MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA	
	CABLE	2	7	8	6			
DATE APPROVED FOR MFG. REVISIONS T		S14-A1	P3-C	J10-39	S14-B1	Fr. Gad.	*BG-174/U Coax	
	TERMINAL	<	æ	ပ	a	ഥ	NOTES: *RG-17	
CMECKED	≥ Z O						Q Z	
CONN.	COLOR		>	H			NOI	
P3 #3 INPUT	ı	•	22	22	•		CORPORA	4/, TLONIO
DATA	,	Data Line #3	Interlock Wiring	Interlock Wiring	Data Line #3 Ret.	Frame Ground	MILGO ELECTRONIC CORPORATION	1
	CABLE	~	. ~	2	81			
~ -	DESTINATION	S13.A1	P2-C	P4-B	S13-B1	Fr. 6nd	**************************************	くりつつ コーテン
	TERMINAL		¢ no	ı u		ᄖ		
DRAWN	WIRE NO.	;					NOTES	•

RECORDING OUTPUT CONN.#2 COLOR BK WIRE SIZE 22 Ħ Output to Recorder **IDENTIFICATION** Recorder Return #- RG-174/U Coax Greund coax shield at only one end. CABLE 8 8 DESTINATION J2-49 **J2-46** TERMINAL Ž Š Š O NOTES

P5	RECORDING OUTPUT CONN#1	DESTINATION CABLE IDENTIFICATION SIZE COLOR	-49 2 Output to Recorder #	2 Recorder Return	Coax Shield at
		CABLE	2 Output	8	OSX Mield at
	-		31-49	31-46	3-174/U
		WIRE NO. TERMINAL		~	NOTES: #- E(

CO108

WIRE SIZE

BK

22 Ħ

RECORDING OUTPUT CONN.#4

P8

0NN.#3	COIOR		BK		
ourpur conn.#3	WIRE	Ħ	22		
RECORDING OF	IDENTIFICATION	Output to Recorder	Recorder Return	(SEF PS)	
	CABLE	2	2		
	DESTINATION	J3-49	J3-46		
	TERMINAL	-	8		
	WIRE NO.				

#- RG-174/U Coax Greund Coax Shield at only one end.

NOTES

Output to Recorder IDENTIFICATION Recorder Return (SEE PS) #- RG-174/U Coax Ground Coax Shield at only one end. CABLE 2 2 DESTINATION **J4-49 J4-46** TERMINAL 2 NOTES Z Š O Š

#0100 88 (TEST-PLAYBACK LAMP) WIRE SIZE 22* 22* **L**2 (O) - 10 - - (O) Test Playback Return Test Playback Sig. IDENTIFICATION CABLE DESTINATION *-#22 Twisted Pair J10-19 J10-18 TERMINAL NOTES: NO.

_						
		(E)	COLOR	S-#	*	
	_	ABLE LA	WIRE	20	50	
	1	(POWER AVAILABLE LAMP)	IDENTIFICATION	AC "Hot" Input	AC Common	
			CABLE	-	7	ring
			DESTINATION	F1-2	F2-2	Insulating Sleeving
			TERMINAL	-	8	Use
		Z T	Ö			NOTES:

BUSS
-85V
6

-20V BUSS

W-BK W-BK W-BK M-BK M-BK W-BK W-BK W-BK W-BK COTOS WIRE SIZE 22 5 5 5 5 5 5 5 -85V to Centrol (3) -85V to Control (2) -85V to Control (4) -85V to Control (1) **IDENTIFICATION** -85V to S.R. (4) -85V to S.R. (3) -85V to S.R. (1) -85V to S.R. (2) -85V to SWOVE. CABLE DESTINATION J14-49 J12-49 J13-49 J15-49 19-49 J7-49 **JS-49** 36-49 J8-49 TERMINAL 15 16 17 18 19 20 7 Ξ 12 13 NOTES: N X


NO.	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE	COLOR
	1	310-47	1	-20V to Test Chassis	22	s
	7	J8-47	-	-20V to Control (4)	22	s
	ဇ	J15-47		-20V to S.R. (4)	20	s
	4	37-47	п	-20V to Control (3)	22	S
	ĸ	314-47	,	-20V to S.R. (3)	20	S
	9	19-48	1	-20V to SWOVE.	20	s
	-	19-47	-	-20V to SWOVR.	20	S
	80	312-47	-	-20V to S.R. (1)	20	S
	6	35-47	-	-20V to Control (1)	22	S
	10	J13-47		-20V to S.R. (2)	20	s
	11	16-47	1	-20V to Control (2)	22	s
	12					
	13					
	7.					
	15					
	16					
	17					
	18					
	19					
	20					
						
						,
						,
						· ·
NOTES	TES:					

Mark Destination Cable Dentification Ware J6-43	CABLE IDENTIFICATION WIRE SIZE 1 +12V to Control (4) 22 1 +12V to Control (3) 22 1 +12V to Control (3) 22 1 +12V to Control (3) 22 1 +12V to S.R. (1) 22 1 +12V to S.R. (1) 22 1 +12V to Control (2) 22 1 +12V to Control (2) 22 1 +12V to Control (2) 22 1 +12V to Test Chassis 22 1 +12V to Test Chassis 22 22 22 23 24 24 25 25 25 25 25 25
DESTINATION CABLE IDENTIFICATION JB-43 J15-44 J17-43 J14-44 J1-44 J1-44 J1-44 J1-44 J1-44 J1-44 J1-44 J1-44 J1-44 J1-27 to Control (3) J1-44 J1-24 J1-44 J1-27 to Control (1) J1-44 J1-27 to Control (1) J1-43 J1-44 J1-27 to Control (2) J1-43 J1-44 J1-27 to Control (2) J1-43 J1-44 J1-27 to Control (2) J1-43 J1-44 J1-27 to Test Chassis	WIRE NO. TERMINAL DESTINATION CABLE IDENTIFICATION 1
DESTINATION CABLE IDENTIFICATION J8-43 1 +12V to Control J15-44 1 +12V to Control J14-44 1 +12V to Control J12-44 1 +12V to FWR.SWOV J12-44 1 +12V to S.R. (1) J5-43 1 +12V to S.R. (2) J6-43 1 +12V to Control J10-43 1 +12V to Test Chai	WIRE NO. TERMINAL DESTINATION CABLE IDENTIFICATION 1
J8-43 J15-44 J7-43 J14-44 J9-43 J12-44 J5-43 J13-44 J6-43 J10-43	WIRE NO. TERMINAL DESTINATION 1
	WIRE NO. TERMINAL 1 2 3 4 4 4 10 10 11 11 11 11 11 11 11 11 11 11 11
₹	Z X X Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y
TERMIN 1 1 2 2 3 3 4 4 4 5 5 5 6 6 7 7 7 8 8 9 9 9 11 11 11 11 11 11 11 11 11 11 11	
Z Š N N N N N N N N N N N N N N N N N N	

	COLOR	BK BK BK	BK	BK	BK	BK	BK	BK	BK	M B	BK	BK	38 28	M	æ	38	BK	BK	BK	BB		
	WIRE	20 20 20	20	20	20	20	20	20	20	20	20	20	20	20	20	20	20	20	20	200		
SSD AO	IDENTIFICATION	OV to PWR. CIRL. Signal Return OV to Control (4)	OV to S.R. (4)	OV to Control (3)	0V to S.R. (3)	0V to D.L.A. (4)	OV to D. L. A. (3)	OV te P.S. (B)	OV to P.S. (B)	OV to PWR. SWOVR	OV to PWR. SWOVR.	OV to P.S. (A)	0V to P.S. (A)	0V to D.L.A. (1)	0V to D.L.A. (2)	0V te S.R. (1)	OF to Control (1)	0V to S.R. (2)	OV to Control (2)	OV to Test Chassis Signal Return		
	CABLE	C4	-	~	-	7	-	,	-		7	4	-	~	-	~	-	-	7	 10		
	DESTINATION	J11-45 J19-V J8-45	315-45	37-45	314-45	34-45	13-45	317-46	317-45	39-46	39-45	316-46	316-45	31-45	J2-45	312-45	35-45	313-45	16-45	J10-45 J20-Y		
	TERMINAL	1 12	•	•	vo	9	~	∞ _	•	10	11	12	13	7	51	16	17	81	19	22		ä
	ž č																					NOTES


z		N N	
NOTES:	#1-1 #2-2-1 2-2-1 2-2-1	TERMINAL	
	S1-3 J11-9 L1-1 S1-4 J11-5 L1-2	DESTINATION	
	Jumper 1 1 1 1	CABLE	
	AC "Hot" AC Comeon AC Comeon AC Comeon AC Comeon	DENTIF	
		IDENTIFICATION	Fl and F2 LINE FUSES
	14 20 20 20 20 14 20 20 20 20 20 20 20 20 20 20 20 20 20	WIRE	s
	機関 成 関連 の	coto\$	


NOTES					Z ¥ O R	
U s e	o- un 1	ω ω	N	-	TERMINAL	
Insulating Sl	•	F1-1	J18-B	J18-A	DESTINATION	
Sleeving	•			Jumper	CABLE	
		AC Common	AC Common	AC Hot	IDENTIFICATION	(LINE
		14			WIRE	(LINE SWITCH)
		= 0	, =	S	COTO	1



	COLOR	3 B	at N	
	WIRE	18	18	
181	IDENTIFICATION	AC Common AC Common to Blower	AC to Blower	
	CABLE	-	~	116 911
1 .	DESTINATION	J11-3 BWR-1	J11-14 BWB-2	Twisted Pair
	TERMINAL	m =	ମ ମ	•- #18
	N N N			NOTES:


CHAPTER IX SCHEMATICS AND DIAGRAMS





Model 75 Data Receiver

Dwg. #D75B1A, Sheet #2







Figure 9-5. Wiring Diagram

Control Chassis Dwg. #D75W6B



N

Rev. 6/12/62

ME-906

1602

XN60/

XN620

(0) [+0912

	FUN	_		_			FOW FPO			04 74 70	FOW TO	CHIETTO		7757	7F.ST F	D 1831	TEST INP			_		_	JIHS			C11/E7
10	PIN DESTINATION	26	27	28	59	30	31 TP4	Ц	டப	34 XN619-3	35 TP10	П	37	38 7 23	39 TP 8	40 7014	41 7013	42	43	44	45	46 XNG01-7	47 XN602-B	48 XN612-5	49 XN605-5	50 XM 606-1
7760	WIRE	0	AR	1			W-Y	Ħ	W-V				9	ý	W-6	Q	77	,	1	84						
	FUNCTION	DATA FROM DLA	FOW FROM DLA	IKC FROM DIA			EOW "A" FROM IT BIT S.R.		DATA "A" FROM 17 BIT S.R.				DATA TO 17 BIT S.R.	COPY TO "A" REG	COPY TO "B" REG	FOW TO "A" REG	DATA TO "A" PES	EOW TO "A" REG	FOW TO (3) CONTROL							
	I DESTINATION	701	709	72/9			XM608-8		XA4606-8				XM604-9	13 XNG/5-3	14 XN615-6	15 XNG/8-6	9-6/9/XX 91	XNG18-3	TPS	10/5						
	N.	_	~	er	•	<u>"</u>	<u>"</u>	<u>'</u>	•	6	의	=	12	<u>=</u>	<u> </u>	의	<u>9</u>	-	©	6	-SEE NOTE 20	[2]	22	23	54	25
_		_	_		_	_	_	_	_			_	_		_	_	_		<u>ا</u> ا_	֡֝֝֝֟֝֝֟֝֝֟֝֝֟֝֝֟֝֟֝֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝֟֝	Ē	· {	2	<u>_</u>		
	WIRE						B-W	9	'n	BP	4	9		10	Y	14-81	X-N		05/97		60120			CS (S)	W-RK	BK
	FUNCTION						FOW FROM CE CONTROL W-G		•	DATA TO "A" REG	FOW TO 17 BIT S.R.	SHIFT TO 17 BIT S.R.		TEST DATA	TEST FOW	TEST GATE	TEST IMPUT COUTPUT W-Y		+12 4	4121	0 1	01	-20 V	-201	-851	CHASSIS GND
	NATION		ļ							700		6						ı	- 1					Н		5/17
/	DEST						104	706	107		1010	XN607-9		T / 2 g	700	T#14	70/3		XN601-4		702			TP12	05603-2	
1000	DEST	П	П	28	29	30	3.	32	33	ETS/AX	35 7610	XMGO	37	38 76.9	39	40 75/4	4	42		44	45 702	46	47	48 7012	12	77 ONS OS
1000	_	П	BE	*	[29	30	3.	32	33	KK619		XMGO	8 37	38	₩G	\$	97	7 42	V 43 XW60	44		1 26.	47	48 72/2	12	
P601	DEST	П	ABE	*	[29]	00	3.	32		KK619		XMGO	Ĭ	38	39	\$	97.	7 42	200	44		94 787	[45]	2/07 48 70/2	12	
/02d	WIRE PIN DESTI	TPI BATIFROM DIA D	BE	I KE FROM DLA V	4 29		6 XANGOR-B FOW "A" FROM IP BUT S.R. W-Y 31 TP4	35	KANGOG-R DATA M" FROM IT BIT S.R. W-V 33	34 XWG/9		36 XWGO	DATA 70 17 8/T S.R. G	KN615-3 COPY TO "4" REG Y 38	KN 615-6 COPY TO "B" REG W.G 39	EOW TO "B" REG. S 40	0474 70 "B" PEG BL 41	West KOW TO W. REG Y 42	V 43 XW60	19	45	781			0980 64	

	WIRE						7-7	,	^	80		6		à	,	WA/	>					3	>	,	Ţ
	FUNCTION						FOW FPOM (*) MATRIX W-C		•	DATA TO "A" REG	FOW TO 17 BITS P.	SAIRT TO IT BIT S. P.		TEST DATA	TEST FOW		TUGTUC						CHIET		
- 1	DESTINATION						774	1	797	-3		8-8		763	39 TP 8	40 TP/4						46 XN/601-7	47 XNG02-B	48 XN612- 5	49 XNG05-K
1000	<u>P</u>	56	27	28	29	30	31	32	33	34	35	36	37	38	39	Ş	ě	42	43	44	45	46	47	48	49
2	WIRE	0	AP	4			W-Y		N-V				ឲ	×	W-6	9	77	×	_	78					
	FUNCTION	DATA FROM DLA	FOW FROM DLA	I KG FROM DIA			EON "A" FROM 17 BIT S.R.		DATA A FROM 17 BIT S.R.				DATA TO 17 BIT S.R.	COPY TO "A" REG		FOW TO "A" REG	DATA TO "A" REG	EOW TO "A" REG	EOW TO (3) CONTROL						
	PIN DESTINATION	701	709	79/9			XM608-8		XM606-8		0		2 XM604-9	13 XNG15-3	14 XN615-6	15 XNG/8-6	16 XW6/9-6		18 TPS		20	21		23	24

I UNLESS DTHERWISE SPECIFIED
ALL WIRE TO BE #22 94.
2. JUMPER PINS ON COMMECTOR AS SHOWN.
3. ALL COAK TO BE RG 174/U

NOTES

XN614

XN613

//9/X




Figure 9-6. Schematic,

Dual 17 Bit Shift Register,

Dwg. #D74S6C





figure 7-1. Wiring Diagram,
Dual 17 Bit Shift Register,
Dwg. #E74W6A




-204

> 0

+ 124.

Test Pattern Generator,

Figure 9-9. Wiring Diagram, Test Pattern Generator, Dwg. #D75W4A



◁

FRONT PANEL

— (Я) Р-SOPUX--- (Ү.W) ट-БОРИХ--- (У) Г-SOPUX--- (У) Г-SOPUX--- (УВ) ZIQT-

> -(8-W)6597---(8)2597-

> > (A)LdL-


a6

(TOP)

| PRODUCTION | FUNCTION | WIRE | FUNCTION | WIRE


L	P.	-	~	~	•	9	6	-	•	6	2	Ξ	2	2	•	5	9	=	•	6	2	2	22	23	24	*		İ	İ	L	L
_		_	_	_	_	_	_	_	_	_	_	,	_	_	_	_	_			,	_		_			_	_				
	WIRE	95	0	,	8	>	9	7.73	7	18 Y	7.3	o	>	>				J											2.7		
	r	INPUT				T		l		-							H		ŀ	H	H		-	 	r	ļ	\dagger	t	t	r	
	FUNCTION	N 0/1	L	L	-	703	L	H	_	DATA	L	_	-	GATE	Н	•		PULSE				Ì						ļ			
1340	FUN	TEST	Ļ	-	-	1537	L	L	-	TEST	_	H	•	TEST		-		EST											3.54		
۲		. #	2#	#3	##	#	2#	#3	#4	#	2 *	*	*	*2	#3	#4		ļ		L	L		L	L	L	L	L	L	Ľ		
	ATION																														
	DESTINATION	TP3	P 4	405	100	1010	TP17	TP18	61d1	S d	T P 21	P 22	P23	10				TPI4											98		
	PIN	_	1	Н	H	5		7		4		=			•	2			•	61	2	12	22	23	Z	2	L	H	49 T	Н	\dashv


6-16




Power Control Chassis,

D72S7B








() x05707

Power Control Chassis, Figure 9-13. Wiring Diagram, Dwg. #D72W7B

9-27




CHAPTER X
APPENDIX

DATA LINE AMPLIFIER MEC MODEL 71-8 A

1. GENERAL

1-1. The Data Line Amplifier receives data in the form of modulated tone bursts of approximately 2 kc at a 1 kc repetition rate from 3 kc voice channels on balanced or unbalanced communication lines, equalized for 1 kc data bit rate. The tone bursts for data are 0.5 milliseconds. The bursts for Start of Word (SOW) and End of Word (EOW)may vary in length depending on the system in which the Data Line Amplifier is used. In some systems, SOW and/or EOW may not be used. The outputs are a 1 kc sinusoidal waveform which is synchronized to data, and pulse outputs of 10 to 20 volts, depending upon termination, approximately 10 microseconds wide, for data, SOW, and EOW. The pulse outputs are cathode follower outputs and require terminating resistors external to the chassis. The Data Line Amplifier Input-Output Relationships figure shows the relationships of incoming and outgoing data. The unit operates on 115 volts ± 10 vac and has a self contained power supply for generating regulated +250 volts and -250 volts for use within the chassis.



Data Line Amplifier

- 2-1. Incoming Signals Data enters the chassis in the form described in paragraph 1-1, at pins 15 and 17 of P801. The inputs are connected to pins 1 and 2 of the bridging transformer T801, which has a 10,000 ohm input impedance. External resistors must be used to match the communication line impedance, normally 600 ohms. This makes it possible for one or more receiving line amplifiers to be used on a single circuit, if so desired. The signal is then filtered in a band pass filter for noise rejection before entering the first stage of amplification. The incoming signal can be seen unfiltered at TJ801, pin 16. However, at this point, the circuit is loaded with the filter impedance and does not give a true representation. The filtered signal can be seen at TJ801, pin 50. Potentiometer R801 provides level selection of the incoming signal to the amplifier and is nominally set for a signal swing of approximately 0.5 volts peak to peak at pin 2 of R801. The filtered signal is a-c coupled to the control grid, pin 1, of V801. This is a remote cut-off pentode tube with AGC applied as bias to the control grid through R802. The signal at the output, pin 5 of V801, is a-c coupled to the grid (pin 2) of V802A which provides the second stage of amplification. The output of V802A pin 1, drives a phase splitter, V802B at pin 7, which has outputs at pins 8 and 6 which are out of phase; that is, when pin 6 is going positive, pin 8 is going negative and vice versa. An output at the junction of R812 and R882 in the cathode of V802B is provided for purposes of recording the data on tape. Each output of the phase splitter drives one-half of V803, a pushpull amplifying stage with a common cathode resistor, R816. The outputs of V803, pins 1 and 6, drive the detector, composed of diodes CR801, CR802, and related circuitry. The anodes of these diodes are clamped to 0 volts by diode CR803. Potentiometer R822 determines the d-c bias at the cathodes of the detecting diodes, and in this way determines the amount of the negative going a-c component of the signal from V803 which will appear at the grid, pin 2 of V804A. V804A is an amplifier which is biased near full conduction by R883 and CR803 which clamps the grid voltage to 0 volts. Negative going pulses from pin 1 or 6 of V803, which exceed the bias voltage determined by R822, cause diode CR801 or CR802 to conduct, turning off V804A and producing a positive pulse at its output, pin 1. Negative pulses at the diode detector output also conduct through diode CR804, are filtered, and applied to the grid of V801, the first stage of the amplifier, for AGC action. The detected signal at the output of V804A is amplified and inverted by V804B which drives the logic circuitry. The waveforms of the detected signal are shown in the Data Line Amplifier Waveform Figure.
- 2-2. Logic The negative going edge of the detected signal triggers the data one-shot, V805, a 450 microsecond one-shot, which in turn produces a positive going pulse at pin 6 triggering the SOW one-shot V806, and the EOW one-shot V807; three conditions are now possible:
- a. The incoming signal is a data burst. In this case, the data one-shot V805, completes its time delay in 450 microseconds and triggers off the SOW and EOW one-shots as pin 6 of V805 goes negative.

- b. The incoming signal is a SOW burst. In this case, the data one-shot continues to receive negative pulses and does not complete its time delay in 450 microseconds. The SOW one-shot V806, is not triggered off, but completes its time delay at a time determined by R849 (normally 2 milliseconds). The EOW one-shot V807, is triggered off by the data one-shot because the incoming code burst has ended (normally 2.5 milliseconds) before the EOW one-shot could complete its time delay.
- c. The incoming signal is an EOW burst. When the data one-shot is held on for that duration, both the SOW and EOW one-shots complete their time delays before the data one-shot can trigger them off. The period of the EOW one-shot is determined by R843 and is normally 4 milliseconds.
- 2-3. As the SOW one-shot is triggered on for every data code burst, its output at pin 6 is used to drive the data output cathode follower at pin 7 of V808. This reduces loading on the data one-shot. The grid of the data cathode follower is biased at approximately -25 volts. The cathode is normally returned through an external resistor to -20 volts. The cathode follower will now conduct when positive pulses occur at the grid, producing a positive output pulse approximately 10 microseconds wide at the mid-point and 20 volts in amplitude, each time there is an incoming data burst, SOW burst, or EOW burst. A neon indicator, DS802, connected to the plate, pin 1, of the data one-shot V805, indicates when data is triggering the data one-shot. This data indicator glows faintly during data absence, but increases in intensity when data is present.
- 2-4. SOW is recognized by the fact that the SOW one-shot has completed its time delay before the data one-shot has returned to its quiescent state (this will occur for both incoming SOW and EOW). When the incoming signal consists of data bursts, and the SOW one-shot is being triggered on by the leading edge of the data one-shot, and off by the trailing edge, the two one-shot waveforms have basically the same width. The negative going pulse from the data one-shot, pin 1 of V805, is connected to the plate of CR806, which is one leg of a diode gate for detecting SOW. The positive going pulse from the SOW one-shot, pin 6 of V806, is connected to the plate of CR805, which is the remaining leg of the gate for recognizing SOW. When the two pulses to CR805 and CR806 have the same width, the junction of the two diodes is maintained positive, keeping the grid of V810B, pin 7, at a voltage which will retain that half of the tube in full conduction, as diode CR811 clamps the voltage to the grid at 0 volts. Capacitors C817 and C825 filter spikes that occur as a result of slight discrepancies of switching times. When an SOW burst occurs, the SOW one-shot completes its time delay, but the data one-shot is still on. This situation produces a voltage which is approximately +20 volts at the plates of both CR805 and CR806, causing the junction of the two diodes to drop to approximately 20 volts where normally one of the two one-shots had maintained this point at approximately +200 volts. The voltage divider consisting of R834, R835, and R863, which is returned to -250 volts, now produces a negative voltage at the grid (pin 7) of V810

turning the tube off and producing a positive pulse at pin 6, the output. After differentiation, this pulse drives a cathode follower, V808A, which is identical to the data cathode follower just discussed. A neon indicator at the plate, pin 6, of V810B indicates when SOW has been detected. The SOW gate will recognize the same set of circumstances for EOW, as this produces the same condition of the SOW one-shot time delay, ending before the incoming code burst allows the data one-shot to return to its quiescent state.

- 2-5. EOW is recognized in a similar manner as SOW. The EOW one-shot V807, is triggered on and off by the data one-shot which applies positive and negative pulses at its grid, pin 2. As this one-shot is set for a period exceeding that of the SOW one-shot, when a SOW burst occurs, it will not have completed its time delay before the data one-shot re-covers from the SOW burst. On an EOW burst, the same circumstances are produced with the EOW one-shot as just described for the SOW one-shot. The data one-shot produces a negative pulse to the plate of diode CR807, as it did to CR806. The EOW one-shot produces a positive pulse to the plate of diode CR808. During data bursts, the EOW one-shot is triggered off by the data one-shot, and both pulses are of approximately the same width. When an EOW burst occurs, the data one-shot is kept on, and the EOW one-shot completes its time delay. This produces a negative pulse to the grid (pin 2) of V809A similar to that previously discussed for SOW. The output at pin 1 of V809 is a positive pulse for EOW recognition, which drives pin 7 of V809B, the EOW output cathode follower. This cathode follower is identical to the data and SOW cathode followers. A neon indicator is connected to the plate of V809A which indicates the detection of EOW.
- 2-6. Oscillator The oscillator within the Data Line Amplifier provides a 1 kc sine wave synchronized to data, and is used by external sources as a means of determining the data bit rate, often referred to as clock. This is necessary as an accurate means of determining whether an absence of data represents one or more 0 bits.
- 2-6.1. The basic oscillator, V810A, is similar to a standard Colpitts configuration. The frequency is varied by adjusting variable inductor L803. The oscillator is synchronized to incoming data by V811B. Each time a data bit is recognized, one-shot V806 is triggered. Its output, a positive pulse at pin 6, pulses V811B through capacitor C816. Since inductor L803 is in series with the cathode of V811B, each time the tube is pulsed, current flowing through the tube also flows through L803, which is within the tuned circuit of the oscillator. The output of the oscillator, at pin 3, drives a cathode follower, V811A, whose output at pin 3 is a-c coupled to the output terminal, pin 7 of P801, as 1 kc output.
- 2-7. Power Supply 115 vac enters the Data Line Amplifier at pins 34 through 37 of P801. DS801 indicates when power is on. The a-c power is connected through fuse F1 to the primary of transformer T802. A secondary, pins 3 and 5, provides 6.3 vac for tube filaments.

A secondary, pins 8 and 10, provides 600 vac center tapped at pin 9 to 0 volts. Three diodes in series are used for rectification to safely meet the voltage requirements. Diodes CR816 through CR821 provide full wave rectification for +250 volts. Resistors R873, R878, and R879 and capacitors C834A and C834B provide filtering. Regulation of the +250 volts is performed by two VR tubes in series, V814 and V815. Half wave rectification, via diodes CR822 through CR824, is used for -250 volts. Filtering and regulation are similar to the +250 volt supply.

- 2-8. Adjustment Three basic types of adjustments are to be made on the Data Line Amplifier.
- 2-8.1. Oscillator The oscillator frequency is adjusted to 1 kc by adjusting variable inductor L803. Before the oscillator can be properly adjusted, the synchronizing effect of incoming data must be removed. One method of accomplishing this is to adjust R801 until the center tap is at 0 volts. The oscillator no longer receives sync pulses and is then in a free-running condition. Using a dual-trace oscilloscope such as a Tektronix 545A with CA plug-in, synchronize and put one trace on a good 1 kc source. If a local source is not available, data from a Data Line Amplifier, preferably with an input test pattern of all "1"s offers a suitable source. Use the remaining trace to observe pin 3 of tube V810. L803 should be adjusted to produce a frequency equal to the test frequency. By ultimately using a sweep on the scope which displays only one or two cycles, the operator can insure that the two signals are actually at the same frequency.

NOTE

At relatively slow sweeps, the two waveforms may have the appearance of being synchronized. If going to a faster sweep results in double traces, the two waveforms are not yet synchronized.

Rolling of one trace with respect to the other should be expected, but it is readily possible to adjust the oscillator to within a few cycles per second of the external source. A normal adjustment of ±3 cps is satisfactory.


NOTE


An alternate method of adjusting the oscillator using a frequency counter is acceptable.


2-8.2. Level and Detection - The ideal settings for the level and detection controls

are best determined by examining the detected waveform output, TJ801-48. It is convenient for the remainder of the adjustments to use the delayed sweep feature of the oscilloscope. Using EOW, TJ801-9, as sync, and the delayed sweep, it is possible to examine incoming data occurring over a relatively long period at magnifications where the full sweep displays only a few milliseconds of data, and the scope still maintains sync on a stable source. The level and detection controls, potentiometers R801 and R822, should be adjusted until the detected waveform TJ801-48, has the appearance shown in the Data Line Amplifier Waveform Figure. The detected waveform is nominally a 15 to 20 volt negative pulse. It can be noted that for each bit of data, the ideal waveform produces two negative pulses, each with full amplitude, and squared at the bottom. It is also acceptable and common, due to frequency rolling, to have one of the two pulses of a lesser amplitude. It is unacceptable to have three pulses, specifically because the data one-shot is re-triggered on the third pulse making the output of V805 excessively wide. Proper adjustment, therefore, constitutes the obtaining of maximum amplitude and squareness of the detected signal without detecting three pulses for a data bit. If the adjustments have been made properly, one data pulse will appear at TJ801-13 for each data burst on the input at TJ801-50.


- 2-8.3. SOW and EOW One-Shots The SOW and EOW one-shots are variable because the length of the SOW and EOW code bursts depend upon the system in which the Data Line Amplifier is used. These one-shots are normally set for a period that produces a pulse which is 0.5 milliseconds shorter than the incoming code burst for that signal. For example, if SOW is a 2.5 millisecond burst, the SOW one-shot is adjusted for 2 milliseconds. If EOW is a 4.5 millisecond burst, the EOW one-shot is adjusted for 4 milliseconds.
- 2-8.3.1. To properly adjust the SOW one-shot, using the delayed sweep of the oscilloscope as previously described, synchronize on EOW at TJ801-9 in the Data Line Amplifier. On one trace observe the data input, TJ801-50. On the remaining trace observe the SOW one-shot, TJ801-44. Adjust the time delay of the scope sweep until a SOW burst is seen. It is necessary to observe the one-shot pulse occurring during the SOW burst because during a data burst the SOW one-shot is triggered off by the data one-shot and not allowed to complete its time delay. Adjust potentiometer R849 to set the SOW one-shot for the desired width. Adjust the time delay of the scope until an EOW burst is seen. Observe the EOW one-shot, TJ801-46 and set potentiometer R843 for the desired width.








Data Line Amplifier Page 10 of 12 Dwg. #D71S8A



Notes:

1. ALL WIRES TO BE *12 GA. UNLESS SPECIFIED. 2. ALL FILAMENT WIRES TO BE TWISTED PAIRS.




TERMINALS 34435, 36437,

JUMPER 45 45

13384

Page 12 of 12




TRANSISTOR POWER SUPPLY MEC MODEL 165-4 C

1. GENERAL DESCRIPTION

A Milgo type 165-4C Power Supply has three outputs: the first, a +12v, (+1v, -3v) at 1 ampere output; the second, a -20v, (+2v, -6v) at 2 amperes output; and the third, a -65v $(\pm 5v)$ at one ampere output. The -65v supply is stacked on the bottom of the -20v supply, thereby giving an output of -85v. The a-c input of this supply can vary from 100vac to 130vac and from 45 to 60 cycles. The unit is mounted in a standard Milgo slide-type rack and has a front panel 8-3/4 inches high by 8-7/8 inches wide. Its weight is approximately 35 pounds.

2. +12v SUPPLY

2-1. A portion of the output of transformer T401 is rectified by a bridge rectifier CR401 and filtered by resistor R401 and capacitors C401 and C402. The voltage across capacitors C401 and C402 is normally 20v (approximate). Transistor Q401 and resistors R402 and R403 act as a variable resistance element in series with the output load, which can be varied to maintain a constant output voltage across a variable load. As the load current increases, the effective resistance of Q401 is decreased so that the IR drop across R402, R403, and Q401 will remain constant producing a constant output voltage. If the input a-c line voltage should increase, the d-c voltage across filtered capacitors C401 and C402 would increase and the effective resistance of Q401 must increase again so that the output voltage will remain constant.



Transistor Power Supply

- 2-2. The effective resistance of Q401 is controlled by the control section, consisting of transistors Q402, Q403, Q404, and their associated circuitry. Q404 determines whether the output voltage is too high or too low and is followed by power amplifiers Q403 and Q402, which amplify the control signal to the necessary power level for driving Q401. The base voltage of Q404 is referenced from the output of 4.7v zener diode CR402. The emitter voltage of Q404 is determined by the resistor divider network of R413, R414, and R415. The voltage from the wiper of potentiometer R414 is applied to the emitter of Q404.
- 2-3. As the output voltage increases, the magnitude of the voltage from the wiper of R414 will also increase proportionally. Since the output across zener diode CR402 remains constant as the output voltage increases, the emitter voltage tends to go positive with respect to the base voltage, driving Q404 toward cutoff. As Q404 goes toward cutoff, there is less collector current through R410, so there is less base current in Q403. The emitter current of Q403 decreases, reducing the current through R407 and base current of Q402. With less base current in Q402, the emitter current decreases, reducing the base current of Q401. With less base current, the effective resistance of Q401 will increase. Therefore, the output voltage decreases until Q404 senses the correct relationship between the output voltage and the zener voltage of CR402.
- 2-4. If the output voltage decreases below the desired value, the portion of the output voltage applied to the emitter of Q404 also decreases, tending to make the emitter more negative with respect to the base. This increases the collector current of Q404, which increases the base current of Q403, thus increasing the emitter current of Q403 and the base current of Q402. This in turn increases the emitter current of Q402 and the base current of Q401, which reduces the effective resistance of Q401, causing the output voltage to return to its regulated value. Q404 actually is matching the zener voltage to the emitter voltage.
- 2-5. Since a portion of the output voltage applied to the emitter of Q404 can be varied by potentiometer R414, and the emitter voltage of Q404 is to remain constant, the output voltage must be changed as the resistor R414 is changed. In this manner, the regulated output voltage can be adjusted over a range of +9v to +13v. Capacitor C403 has been added to prevent hunting. Resistors R402 and R403 are included to limit the peak current through transistor Q401 to a safe value if the output terminal is short circuited, and to provide reverse bias for Q401 and Q402. Resistor R404 provides a path for the leakage current of Q402 so that this current does not affect the base current in Q401, allowing Q401 to be more nearly cut off during a light load.

3. -20v SUPPLY

3-1. A second portion of the output of transformer T401 is rectified by bridge rectifier CR421 and filtered by parallel resistors R421A and R421B, and capacitors C421, C422, and C423. The d-c voltage across capacitors C421, C422, and C423 is 30v (approximate). Transistors Q421 and Q422 with their associated resistors R423, R424, and R422 act as a variable resistance element in series with the output load, which can be varied to maintain a constant

output voltage across a variable load. As the load current increases, the effective resistance of Q421 and Q422 is decreased so that the IR drop across R422, R423, R424, Q421, and Q422 will remain constant, producing a constant output voltage.

- 3-2. If the input a-c line voltage should increase, the d-c voltage across filter capacitors C421, C422, and C423 would increase, and the effective resistance of Q421 and Q422 must increase again to keep the output voltage constant. The effective resistance of Q421 and Q422 is controlled by the control section, consisting of transistors Q423, Q424, and Q425 and their associated circuitry. Transistor Q425 determines whether the output voltage is too high or too low and is followed by power amplifiers Q424 and Q423, which amplify the control signal to the necessary power level for driving Q421 and Q422. The base voltage of Q425 is referenced from the output by a 4.7v zener diode CR422. The emitter voltage of Q425 is determined by a resistor divider network R434, R435, and R436. The voltage from the wiper of potentiometer R435 is applied to the emitter of Q425.
- 3-3. As the output voltage increases, the magnitude of the voltage from the wiper of R435 will increase proportionally. Since the output across CR422 remains constant as the output voltage increases, the emitter voltage tends to become positive with respect to the base voltage, driving Q425, which is an NPN transistor, toward cutoff. As Q425 goes toward cutoff, there is less collector current through R431, and consequently, there is less base current in Q424. With less base current in Q424, the emitter current of Q424 decreases. With less emitter current in Q424, the current through R428 and the base current of Q423 also decrease. This reduces the emitter current in Q423 and reduces the base current in Q421 and Q422. Less base current in Q421 and Q422 increases their effective resistance, which increases the IR drop across them. Therefore, the output voltage decreases until Q425 senses the correct relationship between the output voltage and the zener voltage of CR422.
- 3-4. Conversely, if the output voltage decreases below the desired value, the portion of the output voltage applied to the emitter of Q425 also decreases, tending to make the emitter more negative with respect to the base. This increases the collector current of Q425, increasing the base current of Q424, which in turn increases the emitter current of Q424 and the base current of Q423. This, in turn, increases the emitter current of Q423 and the base current of Q421 and Q422, reducing the effective resistance of Q421 and Q422, and causing the output voltage to return to its regulated value. Transistor Q425 is actually matching the zener voltage to the emitter voltage.
- 3-5. Since a portion of the output voltage applied to the emitter of Q425 can be varied by potentiometer R435, and the emitter voltage of Q425 is to remain constant, the output voltage will have to be changed as the resistor R435 is changed. In this manner, the regulated voltage of this supply can be adjusted from -14v to -22v. Capacitors C425 and C424 provide feedback for stabilization purposes.
- 3-6. Resistors R423 and R424 serve two functions. First, they force the collector current of Q421 and Q422 to balance. Since the bases are tied in common, if one transistor conducts


more than the other, the higher IR drop in their associated resistor would tend to reverse bias the transistor with the most current and, in this manner, force the currents to balance. Second, if the output supply is shorted, resistors R422, R423 and R424 limit the peak current through Q421 and Q422 to a safe value while fuse F402 is melting. Resistor R425 provides a path for the leakage current of Q423 so that this leakage current does not affect the base current in Q421 and Q422. This allows Q421 and Q422 to be more nearly cut off during a light load.


4. -65v SUPPLY

- 4-1. A third portion of the output of transformer T401 is rectified by a bridge rectifier CR441 and filtered by resistor R441 and capacitors C441 and C442. The voltage across capacitor C441 and C442 is normally 75v (approximate). Transistor Q441, and resistors R442 and R443, act as a variable resistance element in series with the output load, which can be varied to maintain a constant output voltage across a variable load. As the load current increases, the effective resistance of Q441 is decreased so that the IR drop across R442, R443, and Q441 will remain constant, producing a constant output voltage. If the input a-c line voltage increases, the d-c voltage across filtered capacitors C441 and C442 will increase and the effective resistance of Q441 must increase again so that the output voltage will remain constant.
- 4-2. The effective resistance of Q441 is determined by the control section, consisting of transistors Q442, Q443, and Q444 and their associated circuitry. Q444 determines whether the output voltage is too high or too low and is followed by power amplifiers Q443 and Q442. These amplify the control signal to the necessary power level for driving Q441. The emitter voltage of Q444 is referenced from the output by a 12v zener diode CR442. The base voltage of Q444 is determined by the resistor divider network of R452, R453, and R454. The voltage from the wiper of potentiometer R453 is applied to the base of Q444. The zener is referenced from the positive side of this supply to reduce the emitter-to-collector voltage of Q443 and Q444 to less than 25v.
- 4-3. As the output voltage increases, the magnitude of the voltage from the wiper of R453 will also increase proportionally. Since the output across zener diode CR442 remains constant as the output volts increase, the base voltage tends to become negative with respect to the emitter voltage, driving Q444 toward cutoff. As Q444 goes toward cutoff, there is less collector current through R450 and less base current in Q443. The emitter current of Q443 decreases, reducing the current through R447 and the base current of Q442. With less base current, the Q442 emitter current decreases, reducing the base current of Q441. With less base current, the effective resistance of Q441 increases. Therefore, the output voltage decreases until Q444 senses the correct relationship between the output voltage and the zener voltage of CR442.
- 4-4. If the output voltage decreases below the desired value, the portion of the output voltage applied to the base of Q441 also decreases, tending to make the base more positive

with respect to the emitter. This increases the collector current of Q444, increasing the base current of Q443, and increasing the emitter current of Q443 and the base current of Q442. This in turn increases the emitter current of Q442 and the base current of Q441, reducing the effective resistance of Q441, and causes the output voltage to increase and to return to its regulated value. Q444 is actually matching the zener voltage to the base voltage.

4-5. Since a portion of the output voltage applied to the base of Q444 can be varied by potentiometer R453, and the base voltage of Q444 is to remain constant, the output voltage will have to be changed as the resistor R453 is changed. In this manner, the regulated output voltage can be adjusted over a range of -60v to -70v. Capacitors C443 and C444 have been added to prevent hunting. Resistors R442 and R443 are included to limit the peak current to transistor Q441 to a safe value if the output terminal is short circuited, and to provide reverse bias for Q441. Resistor R444 provides a path for the leakage current of Q442 so that this current does not affect the base current in Q441. This allows Q441 to be more nearly cut off during a light load. This -65v power supply is stacked on the bottom of the -20v supply giving a combined output of -85v.





MAGNETIC CORES

1. GENERAL

A component commonly used in digital data handling equipment is a magnetic core. The term magnetic core is usually applied to a small torroid composed of magnetic material which has high permeability and also high retention. This material will have what is called a square hysteresis loop, shown in Point A, Figure MN-1. Because of this square hysteresis loop, there are two stable energy states, which make the cores adaptable to digital circuits. Magnetic cores are commonly used for shift registers, "and" gates, "or" gates, and other logic circuits, in addition to their use as blocking oscillator transformers.

2. THEORY OF OPERATION

2-1. GENERAL

- a. The action of a magnetic core can best be described by referring to the drawing of the hysteresis loop (Figure MN-1). The magnetomotive force, or ampere-turns, applied to the winding of a core is measured along the X axis. Magnetic flux density (gausses), or flux lines per square centimeter, is being measured along the Y axis. Once a core has been magnetized and had this magnetization reversed several times, the relationship between flux density and magnetomotive force is described by the hysteresis loop in Figure MN-1.
- b. With no current going through any of the core windings, the flux density will be either at point D or at point H, depending upon the direction in which the core has most recently been saturated. If the core is assumed to be at point D on the hysteresis loop and ampereturns are applied in the negative direction, the relationship between the flux density and the magnetomotive force will follow the line DE. If additional ampere-turns are applied in the negative direction, the core will go on to condition F, at which point saturation has occurred and additional ampere-turns of magnetomotive force will result in only a minor increase in flux level to point G.
- c. If the current through the windings is now removed, the core will return to point H on they hysteresis loop. Even though there are no ampere-turns, there is still a flux density proportional to OH in the core. The characteristics of the core material are such that this




Figure MN-1. Square Hysteresis Loop

flux density will remain indefinitely as though it were a permanent magnetic. If the direction of current in the winding is reversed, positive ampere-turns are applied. This will move the condition of the core from H to A and on to B, at which point the core is now saturated in the positive direction and additional ampere-turns of magnetomotive force will cause very little change in flux density to point C. When the current in the coil is removed, the core will now go from C to D, where it will remain indefinitely until driven again.

- d. The net change in flux, when going from a negative quiescent state to plus saturation, is proportional to HJ. It should be noted that other windings on the magnetic core will sense this change in flux and will generate a voltage proportional to the number of turns and the rate of change of flux. Figure MN-2 shows a simple magnetic core with three windings on it. If positive ampere-turns are then applied to winding No. 1, the core condition effectively goes from D to B. Since the hysteresis loop is very square, the change in flux during this time (proportional to DJ) is very small when compared to HJ. As a result, the voltage generated in coil No. 2 will be very small at this time.
 - e. If negative ampere-turns are again applied so that the core goes from D to E to F, the




Figure MN-2. Simple Magnetic Core

change in flux will be proportional to DL. The voltage generated in winding No. 2 will now be equal in magnitude, but opposite in polarity, to the voltage generated in that winding when the core went from H to B. These pulses can be separated with diodes and used for different purposes in logic circuits. The two stable states, D and H, are referred to as the "0" state and the "1" state respectively.

2-2. MN11 MAGNETIC CORE

- a. A Milgo MN11 magnetic core has four windings and associated components designed specifically for shift register application (Figure MN-3). Pin 7 is connected to a -25v supply. The core drive pulse, applied to pin 1, travels from -25v to approximately zero volts and return, with a rise time no greater than 5 microseconds and a fall time no greater than 10 microseconds. The pulse width must be at least 10 microseconds at 50 percent of measured points, but is normally approximately 40 microseconds wide.
- b. This positive going pulse applied to pin 1 results in ampere-turns driving the core beyond positive saturation (Point C in Figure MN-1). When the core drive pulse has passed, the core is left in state D, which is defined as "O" state. The voltage at pin 8 is normally maintained at -25v but is raised to approximately -16v to insert a "1" into the core. It can be seen that the current in the input winding, as a result of a positive going pulse applied to pin 8, will magnetize the core in an opposite direction to that of the drive pulse. The state of the core will go from D to G on the hysteresis loop (Figure MN-1), and when the input pulse is passed, the core remains at H, which is defined as a "1" state.
 - c. When the next drive pulse occurs, the flux will travel from point H to Point C, and

transformer action of the core and windings will result in a positive pulse being generated at the dot end of all four windings. This positive pulse will be approximately 9v in magnitude with a rise time of approximately 6 microseconds. Once the core has gone from negative saturation to positive saturation, there will be no more flux change even though the drive pulse is still present, and no additional voltage is generated in the windings. This switching time, which takes place in approximately 6 microseconds, determines the width of the pulse generated by the windings.

- d. The 9v pulse generated in the advance winding causes diode CR3 to conduct, and will charge capacitor C3 to approximately -16v. After the core has switched to positive saturation, the voltage at pin 6 will revert to -25v. Diode CR3, however, prevents capacitor C3 from discharging through the advance winding, so the charge is held on C3 until it discharges through an external load.
- e. During a core drive pulse, the voltage at pin 2 jumps from -25v to approximately zero volts because of the IR drop in R1 caused by the shift current. With pin 2 at approximately zero volts, diode CR2 will be reverse biased and no current can flow from pin 8 through CR2 and the input winding. After the core drive pulse has passed, the -16v charge on one CR3 can now discharge through CR2 and the input windings of the next core, driving it to the "1" state. A "1" can be inserted by raising pin 8 to -21v, or more positive. It should be pointed out that a "1" can also be inserted through pin 3, or by applying a pulse to pin 5, which becomes approximately 8v positive with respect to pin 4. If there is no "1" inserted between core drive pulses, the next core drive pulse will drive the core from point D to point C on the hysteresis loop, resulting in a very small change in flux density. This will result in a very small voltage being generated in the windings (approximately 0.5v), giving a signal-to-noise ratio of approximately 18 to 1.
- f. It should be noted that energy transferred to a load while shifting out a "l" comes from the core driver and not from the core. The energy in the core merely allows energy to be transferred to the output winding while the core is acting as a transformer. The Milgo MN11 operates equally well on a power supply voltage of -20v instead of -25v as described.

2-3. SHIFT REGISTERS

a. When connected to form a shift register, MN11 cores are connected as shown in Figure MN-3. If a positive going pulse is applied to pin 8 of the first core, a "1" will be inserted into that core. During the next core drive pulse, all of the cores will be pulsed simultaneously, since they are connected in parallel. The resultant 9v pulse from the advance winding

of the first core will charge the capacitor in the first core to approximately -16v. When the first core has switched from minus saturation to plus saturation, there will no longer be any voltage generated in the advance winding. CR3 of the first core will prevent the capacitor from discharging through the advance winding, however, and CR2 in the second core prevents this capacitor from discharging through the input winding of the second core. CR2 is reverse biased because of the IR drop in the resistor of the second core caused by the shift current.

g. When the shift pulse has passed, the pin 2 voltage of the second core will go back to -25v and the capacitor in the first core may now discharge through the input winding of the second core. The resultant current through the input winding is sufficient to drive the second core from point D to point G on the saturation curve, so that when C3 is completely discharged, the second core will be in a "1" state. While this second core was being switched from plus saturation to minus saturation, flux linkages were changing in all of the windings of this core, with the result that a voltage was generated in all of these coils with the dot end of the winding negative. Diode CR1 will prevent any current flow in the drive winding as a result of the generated voltage, and the diode CR3 will prevent any current flow in the advance winding as a result of this generated voltage.

h. During the next core drive pulse, core 2 is switched from minus saturation to plus saturation, resulting in the output capacitor of the second core being charged. After the second core drive pulse, the discharge current from this capacitor will insert a "1" into the third core and so on to the last one. Since both ends of the auxiliary winding are brought out, the auxiliary winding may be used to generate either a positive going or negative going 9v pulse. This auxiliary pulse will be approximately 9v in magnitude, with a rise time of six microseconds and a fall time of approximately one half microsecond. In addition, the auxiliary winding can be used to insert "1's" into the core by applying a suitable positive pulse to pin 5 or a suitable negative pulse to pin 4. Pins 2, 3, and 6 are brought out for additional flexibility in adapting the MN11 core to logic circuits.

2-4. BLOCKING OSCILLATORS

a. The use of transformers for blocking oscillators is common and widely understood. It is also possible to use a square loop magnetic core as a blocking oscillator transformer with some desirable results in control of pulse width. Figure MN-4 shows the connections of either an MN12 or an MN13 as used in a blocking oscillator.





Figure MN-4. Blocking Oscillator (MN12 or MN13)

b. The 9-1 winding is the collector winding and could be compared to the primary winding of a transformer. The 2-3 winding is the feedback winding and could be compared to the secondary winding of a transformer. The 4-5 winding is the reset winding and has no counterpart in a conventional transformer. The reset winding is so connected that the current through the reset winding will drive the core into negative saturation. The transistor will normally be cut off, but when triggered by a negative pulse at the input, will go into conduction. The resulting collector current applies positive ampere-turns to the core and the flux moves from H toward A and B. The resulting flux change in the core is sensed by the feedback winding and a voltage is generated, making pin 3 negative. This negative going voltage is applied to the base of the transistor and drives the transistor into heavier conduction.

c. As the transistor conducts more heavily, the rate of change of flux increases, resulting in an even more negative voltage being applied to the base of the transistor. This feedback very quickly saturates the transistor (approximately one microsecond), but the collector current is limited by resistor R2 and the voltage generated in the collector winding of the core. As long as the core is still in the process of switching from minus saturation to plus

saturation, the core and its windings act as a transformer and the feedback winding continues to drive the transistor into saturation. When the core has finally reached saturation (B on hysteresis curve, Figure MN-1), additional ampere-turns from the collector winding will no longer result in a change of flux and no additional voltage will be generated in the feedback winding. This removes the drive to the transistor, which immediately cuts off, removing the ampere-turns from the collector winding.


- d. Current through resistor R3 and the reset winding now starts to apply ampere-turns in the negative direction again and drives the core from position D to F. This results in a reversal of flux in the core, which reverses the voltage generated in the feedback winding. Pin 3 now becomes slightly positive, insuring a rapid cutoff of the transistor. Since the duration of the output pulse depends on the time it takes to switch the magnetic core, the pulse width depends on the core used and is relatively independent of the load on the blocking oscillator.
- e. Two blocking oscillator cores are used in Milgo equipment: an MN12 and an MN13. The MN12 will cause a pulse approximately 10 microseconds wide to be generated by the blocking oscillator, while the MN13 will cause a pulse approximately 40 microseconds wide to be generated. It takes approximately 30 microseconds to reset an MN12 core and approximately 80 microseconds to reset an MN13 core.



TN 28 RELAY DRIVING FLIP-FLOP

A TN28 is a bistable flip-flop which can be used for driving a relay coil or other loads of 500 ohms or more. The external load (shown on the schematic diagram in phantom between pins 8 and 1) is a special network used in conjunction with a 350 ohm relay coil which has permanent magnet bias and requires plus and minus currents for optimum operation. The network is normally defined as being in the "off" or "0" condition when transistor Q1 is saturated and Q2 is cut off, leaving the relay de-energized. The "on" or "1" condition is the opposite, with Q1 cut off and Q2 saturated, causing the relay to energize. Assuming that Ql is saturated, then its collector is approximately -0.25 volts. Resistors R4 and R5 are then connected from +15 volts to 0 volts and by divider action hold the base of Q2 at approximately +3.5 volts. Since the emitter at Q2 is at 0 volts, this reverse bias keeps Q2 cut off. With Q1 saturated, its base is at approximately -. 05 volts; so the current through resistor Rl is approximately 0.25 milliamps. The current through the series combination of R2 and the external load resistor, which may very from 500 ohms to 5K, varies from 0.53 to 0.48 milliamps. The difference between the currents in Rl and R2 is the base current of Ql, which is sufficient to drive Ql to saturation. This satisfies the original condition, so this condition is a stable one. The input voltages at pins 3, 6 and 7 must be somewhat negative during quiescent conditions. The flip-flop may be turned "on" by raising the voltage at pin 3 to a positive value so that diode CR1 conducts, raising the base voltage of Ql to a positive value. Note that the input pulse will be loaded somewhat, so it cannot be generated by a high impedance source. With the base of Ql positive, Ql is now reverse biased and cut off. With Q1 cut off, R4 and R5 are no longer connected between 0 and +15 volts, and Q2 is no longer clamped off. Instead, Q2 base current may now flow through resistors R5 and R3, causing Q2 to saturate. Now resistors R1 and R2 are connected from +15 to 0 volts and hold the base of Q1 at approximately +6 volts, keeping Ql in a cut off condition after the input pulse passes. This, then, is the other stable condition which will be maintained until Q2 is cut off by a positive pulse at either pin 6 or pin 7. A positive pulse at either of these pins turns Q2 off, allowing base current from Q1 to be conducted through R2 and the external load, driving Q1 back into saturation and restoring the initial condition. Diode CR2 is included to suppress the voltage of an external relay coil connected across pins 8 and 1. As Q2 goes from saturation to cutoff, the relay coil is de-energized. However, the inductance of the relay coil attempts to maintain the current through the relay coil by driving the voltage at pin 8 much more negative than the -26 volt supply. If this were allowed to happen, Q2 could be damaged by excessive emittercollector voltage. To prevent this from happening, diode CR2 is added. During most phases of the cycle, CR2 is reverse biased and so does not enter into the operation of the circuit. When the relay is de-energized and pin 8 is driven negative by the relay inductance, CR2 is forward biased and conducts, providing a path for current through the relay coil

and eliminating the voltage spike. Although the description of operation of this network has been based on voltages of +15 volts and -25 volts, this network will operate equally on voltages of +12 volts and -20 volts or +10 volts and -15 volts.



Schematic,

TN28 Relay Driving Flip-Flop


Dwg. #A103S28A

TN 42 RELAY DRIVING COUNTING FLIP-FLOP

TN42 is a counting type bistable flip-flop which can be used to drive a relay coil or other loads 500 ohms or more. The external load which is shown on the schematic diagram as dotted between pins 8 and 1 is a special network used in conjunction with a 350 ohm relay coil which has permanent magnet bias and requires plus and minus currents for optimum operation. The network is normally defined as being in the "off" condition when transistor Q1 is saturated and Q2 is cut off leaving the relay de-energized. The "on" or "1" condition assume that Ql is saturated then its collector will be at approximately -0.25 volts. Resistors R3 and R5 are then connected from +15 to 0 volts and by divider action hold the base of Q2 at approximately +3.5 volts. Since the emitter at Q2 is at 0 volts, this reverse bias will keep Q2 cut off. With Q1 saturated its base will be at approximately -0.5 volts so the current through resistor R1 is 0.25 ma. The current through the series combination of R4 and the external load resistor, which may vary from 500 ohms to 5K, will vary from 0.53 to 0.48 ma. The difference between the current in R1 and the current in R4 is the base current of Ql, which is sufficient to drive Ql to saturation. This satisfies the original condition, so that condition is a stable one. The input voltages at pins 3 and 6 must be somewhat negative during quiescent conditions. The flip-flop may be turned "on" by raising the voltage at pin 3 to a positive value so that diode CR1 will conduct, raising the base voltage of Q1 to a positive value. It should be noted that the input pulse will be loaded somewhat so it cannot be generated by a high impedance source. With the base of Ql positive, Ql is now reverse biased and cut off. With Q1 cut off R3 and R5 are no longer connected between 0 volts and +15 volts and Q2 is no longer clamped off. Instead, Q2 base current may now flow through resistors R5 and R6 causing Q2 to saturate. Now resistors R1 and R4 will be connected from +15 to 0 volts and will hold the base of Q1 at approximately +6 volts, keeping Q1 in a cut off condition after the input pulse passes. This then is the other stable condition, which will be maintained until Q2 is cut off by a positive pulse at pin 6. A positive pulse at pin 6 will turn Q2 off, allowing the base current from Q1 to be conducted through R4 and the external load, driving Q1 back into saturation and restoring the initial condition. Diode CR5 is included to suppress an external relay coil connected across pins 8 and 1. As Q2 goes from saturation to cut off the relay coil is de-energized. However, the inductance of the relay coil will attempt to maintain the current through the relay coil by driving the voltage at pin 8 much more negative than the -26 volt supply. If this were allowed to happen Q2 could be damaged by excessive emittercollector voltage. To prevent this from happening, diode CR5 is added. During most phases of the cycle CR5 will be reverse biased and therefore will not enter into the operation of the circuit. But when the relay is de-energized and pin 8 is driven negative by the relay inductance, CR5 is now forward biased and conducts, providing a path for current through the relay coil

and eliminating the voltage spike.

The actions just described cover the operation of this network as a conventional bistable flip-flop which requires a turn-on pulse and a turn-off pulse. In addition, this network can be used for counting by using the pin 7 input. R2 and R7 act as a divider network which establishes their junction at -4.5 volts. Since the bases of Q1 and Q2 are either at -0.5 volts or at a positive voltage, both CR2 and CR3 will normally be reverse biased and non-conducting. By applying a positive pulse approximately 10 volts high with a rise time of approximately 0.5 microseconds to pin 7, the junction of R2 and R7 will be raised to +5.5 volts until C3 discharges. This will permit both CR2 and CR3 to conduct, which will cut off both Q1 and Q2 simultaneously. Assume the condition before the input pulse was Q1 saturated and Q2 cut off. When both are cut off by the input pulse there will be no drop in voltage at the collector of Q2. hence no pulse coupled through C1. But when Q1 cuts off the resulting drop in voltage at the Q1 collector is coupled through C2 to the base of Q2. The result is that when the input pulse has been differentiated (C3 charges up) and no longer has an effect, C2 forces Q2 to conduct. When the next positive pulse is applied to pin 7, the resulting drop in voltage at the Q2 collector will force Q1 to turn on first. In this way the state of the network will change from a "0" to a "1" or reverse for every positive pulse that is applied to pin 7.



Schematic,

TN42 Relay Driving Counting Flip-Flop

Dwg. #A103S42A


TN 51 ONE-SHOT (MONOSTABLE MULTIVIBRATOR)

The TN51 is a one-shot (monostable multivibrator) used for generating a pulse, variable in width from a minimum of 160 microseconds to over 2 milliseconds. In the quiescent condition, transistor Q1 is saturated by the base current through resistor R3. Since transistor Q1 is saturated, voltage divider R7 and R8 is connected between +15 volts and 0 volts, establishing a positive reverse bias voltage on the Q2 base and keeping Q2 cut off.

Resistors R1 and R2 form a voltage divider, establishing a noise bias of approximately -2.5 volts, so that normal input noise does not trigger the network. A positive pulse of not less than 10 volts, with a rise time not greater than 4 microseconds, will trigger the network by cutting off transistor Q1. Transistor Q1 is cut off when the input pulse raises the base voltage of transistor Q1 above 0 volts. Capacifor C1 is used to differentiate the input pulse so that a long duration input pulse will not affect the length of the output pulse.

With Q1 cut off, resistors R4 and R7 provide a path for the base current of transistor Q2, and Q2 saturates. The collector voltage of transistor Q2 will rise from -25 volts almost to 0 volts. This rise of voltage is coupled to the base of transistor Q2 via capacitor C2, keeping transistor Q1 at cut off until the R-C time of capacitor C2 and resistor R3 allows the base voltage of transistor Q1 to return below 0 volts. Q1 saturates again and cuts off Q2.

This time can be lengthened by adding capacitance in parallel with capacitor C2. The terminals of C2 are brought out on pins 6 and 7 of the network. CR2 is used to decrease the fall time of the output pulse by preventing C2 from discharging through R6. Resistor R5 provides a d-c path for the current of C2. This network will operate on lower, supply voltages such as +12 volts and -20 volts, or +10 volts and -15 volts.



Schematic,


TN51 One-Shot (Monostable Multivibrator)


Dwg. #A103S51A

TN 57 DUAL PULSE AMPLIFIER

The TN57 contains two PNP transistors connected as two independent conventional amplifiers. Only one of these will be discussed since the other is identical to it. As normally used, a supply voltage is connected to pins 3 and 1 with the plus side on pin 3. Pin 2 will be the input and pin 4 the output. As long as pin 2 is more positive than pin 3 the transistor is cut off and the voltage at pin 4 will be the same as the voltage at pin 1. When pin 2 is approximately 0.5 volts negative with respect to pin 3 the transistor will saturate and the voltage at pin 4 will go positive until it saturates, approximately 0.25 volts more negative than the emitter. Caution must be used to connect an external base resistor in series with pin 3 to prevent damage to the transistor. The value of the external base resistor is dependent upon how negative the driving voltage goes and upon the external load that is connected to pin 4. To insure saturation the base current should be at least 1/20th of the collector current.

The TN57 may also be used in a variety of applications by the addition of external components.






TN 58 DUAL EMITTER FOLLOWER

A TN58 consists of two NPN transistors connected as independent emitter followers. As normally used, a supply voltage is connected to pins 4 and 1 with the plus side on pin 4. As the voltage at pin 2 is varied, between the voltages at pins 4 and 1, the transistor will conduct and the voltage at the emitter, pin 3, will be approximately 0.4 volts more negative than the voltage at pin 2. Because of the power gain of the transistor a lower impedance load can be driven from pin 3 than could have been driven from the signal applied to pin 2.

The TN58 may also be used in a variety of applications by the addition of external components.



TN 130 B CORE DRIVER


The TN130B is a blocking oscillator with amplifier which generates a positive going pulse from -20 volts to 0 volts, with a time duration determined by the core with which it is used. The TN130B is normally used with a MEC Model MN13 core, which gives it a pulse width of approximately 40 microseconds.

In the quiescent condition, transistor Ql is maintained in cut off. The emitter voltage of Ql is determined by the forward voltage drop of diodes CR2 and CR4 (1.5 volts) and is at approximately -18.5 volts. The base of Ql is returned to -20 volts through R2 and the feedback winding of the core, connected from pin 5 to -20 volts. The d-c impedance of the feedback winding is approximately 5 ohms; thus the base of Ql is nearly -20 volts, keeping Ql reverse biased approximately 0.7 volts and properly cut off. Since there is no Ql collector current, the collector voltage is +12 volts.

A positive going input pulse at pin 3 is coupled by capacitor C1, diode CR1, and capacitor C2, paralleled with R2 to the base of Q1. This pulse starts Q1 conducting. The resulting Q1 collector current passes through the collector winding of the external core. This generates a voltage across the collector winding coupled through the core to the feedback winding. By noting the phasing of the windings on the core, it can be seen that, as the collector voltage becomes negative, the voltage at pin 5 is becoming positive. This in turn drives Q1 further into conduction, even after the input pulse has been differentiated by C1. Q1 saturates in approximately one microsecond with an emitter-collector voltage of approximately 0.25 volts. Q1 will remain saturated as long as transformer action in the core continues to drive pin 5 of the TN network sufficiently positive to cause Q1 base current to flow. The pulse width (approximately 40 microseconds for an MN13 core) is determined by the characteristics of the core.

When the core material finally reaches saturation, transformer action in the core will cease, the feedback winding will no longer drive pin 5 positive, and Ql base current will stop. This cuts off Ql. With no current in the collector winding of the core, the current in the reset winding resets the core. This reset current is furnished to the reset winding (pins 4 and 5 of the core) through resistor R4 and diodes CR2 and CR4. This involves going from the plus saturation condition attained during the output pulse to a minus saturation condition (reset). During this time, the voltages at the feedback winding and the collector winding are reversed. The reversal of a voltage at the feedback winding increases the reverse bias on Ql. The reversal of voltage in the collector winding tends to drive the output voltage somewhat more positive than the +12 volts on pin 7. It takes approximately 30 microseconds for the reset action to be accomplished.

The amplifier section Q2 is normally biased to cutoff by voltage divider R7 and R6. With no collector current flowing, the quiescent collector voltage of Q2 is -20 volts. The negative going pulse generated by the blocking oscillator section is coupled to the amplifier base through CR3, R5, and C3. The diode provides for rapid cut off of the amplifier, thereby minimizing the fall time. R5 and C3 serve as base current limiting and rise time determinants. The load is connected between -20 volts and 0 volts and should be limited to no less than 8 ohms (20 to 24 MN11 cores).



Schematic,
TN130B Core Driver

Dwg. #A103S130B


TN 138 B ONE-SHOT WITH EMITTER FOLLOWER OUTPUT

The TN138B is a one-shot (monostable multivibrator) with an emitter follower output. This network can drive low impedance loads because of the emitter follower output.

The network's quiescent state is with Q1 saturated and with Q2 cut off. The base of Q1 is forward biased by R3 which is connected to -25 volts, thus saturating Q1. Since Q1 is saturated, the base of Q2 is reverse biased by the voltage divider R7 and R8 between +15 volts and the collector of Q1 (0 volts). With Q2 cut off, its collector is at approximately -25 volts; therefore the base of Q3 is at the same voltage as the emitter of Q3, keeping Q3 near cut off. Pin 7 will be at -25 volts and pin 5 will be at 0 volts. The resistor divider of R1 and R2 will maintain a reverse bias on diode CR1 of approximately 2.2 volts for protection against noise impulses. When a positive pulse of sufficient amplitude is applied to pin 3 to cause conduction of CR1, transistor Q1 will be cut off. The collector of Q1 will therefore go negative toward This negative going voltage potential is coupled to the base of Q2 through C3 and R7. This will cause the base of Q2 to go negative with respect to the emitter. Q2 will now conduct, and starts to saturate rapidly. The collector of Q2 will now go positive from -25 volts to 0 volts. This voltage change, being coupled through C2 to the base of Q1, will keep Q1 cut off after the input pulse has passed. C2 has now been charged, and will start to discharge through R3. When C2 has discharged sufficiently to allow the base of Q1 to return to its quiescent negative potential, Ql will saturate. As Ql saturates, its collector will go positive, Due to the resistor divider of R7 and R8, the base of Q2 will also go positive, reverse biasing Q2 and cutting it off. The one-shot has now returned to its quiescent condition.

The time constant of R3 and C2 determines the pulse width, which is about 1 microsecond. By adding external capacity across pins 6 and 8, the RC time constant is increased and thus the pulse width is increased. When Q2 is saturated, the base of Q3 will be positive in respect to the emitter, and this will cause Q3 to go into saturation. Pin 7, the output of the emitter follower, will go to 0 volts. Q3 will be in saturation as long as Q2 is in saturation. When Q2 is cut off, Q3 will be near cut off, and pin 7 will return to -25 volts.

Although the description of operation has been based on voltages of +15 volts and -25 volts, this network will operate equally on voltages of +10 volts and -15 volts.




Schematic,

TN138B One-Shot with Emitter Follower Output Dwg, #A103S138B

TN 150 SCHMITT TRIGGER


- 1. TN150 is a Schmitt trigger preceded by an emitter follower which presents an input impedance at approximately 70,000 ohms at pin #3. The circuit switches rapidly (in approximately 0.3 microseconds) from one state to the other with either a pulse or dc level change on pin #3 input. With the input disconnected or at a positive level, transistors Q1 and Q2 are cut-off and transistor Q3 is conducting.
- 2. Transistor Q1 is cut off by resistor R8 returning the base of Q1 to a more positive voltage than the emitter, and Q2 is cut-off by resistor R1 returning the base of Q2 to a more positive voltage than the emitter of Q2. The emitters of Q2 and transistor Q3 are at a negative voltage -E2 developed by the current flow through resistor R3, Q3, and resistor R7. Transistor Q3 is conducting because the base is forward biased by the resistor divider consisting of resistors R2, R5, and R6; since Q2 is cut-off. When the input, pin #3, is taken to a negative voltage, Q1 is turned on, which makes the emitter of Q1 go negative (-25 volts). This will forward bias Q2, causing it to conduct. When Q2 is conducting, the base voltage of Q3 is raised to a more positive value than the emitter voltage, thus reversing the bias on Q3 and cutting it off. This causes the collector voltage of Q3 to go from approximately -3 volts to -25 volts. Capacitor C1 is used to speed up the switching time. The outputs, pin #7 and pin #5, are opposite polarity pulses from -25 volts to -3 volts. When the output is removed or goes positive, the circuit is returned to the original state.
- 3. Although the description of operation has been based on power supply voltages of-25 volts, this network will operate equally well on supply voltages down to -10 volts.



Schematic

TN-150 Schmitt Trigger

Dwg. #A103S150A



Schematic,

TN150 Schmitt Trigger

Dwg. #A103S150A